PIC24F16KA101-I/P Microchip Technology, PIC24F16KA101-I/P Datasheet - Page 38

IC PIC MCU FLASH 16K 20-DIP

PIC24F16KA101-I/P

Manufacturer Part Number
PIC24F16KA101-I/P
Description
IC PIC MCU FLASH 16K 20-DIP
Manufacturer
Microchip Technology
Series
PIC® XLP™ 24Fr

Specifications of PIC24F16KA101-I/P

Program Memory Type
FLASH
Program Memory Size
16KB (5.5K x 24)
Package / Case
20-DIP (0.300", 7.62mm)
Core Processor
PIC
Core Size
16-Bit
Speed
32MHz
Connectivity
I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
18
Eeprom Size
512 x 8
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 9x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC24F
Core
PIC
Data Bus Width
16 bit
Data Ram Size
1.5 KB
Interface Type
I2C/IrDA/SPI/UART
Maximum Clock Frequency
32 MHz
Number Of Programmable I/os
18
Number Of Timers
3
Operating Supply Voltage
1.8 V to 3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
52713-733, 52714-737, 53276-922, EWDSPIC
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, DM240001
Minimum Operating Temperature
- 40 C
On-chip Adc
9-ch x 10-bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
MA240017 - MODULE PLUG-IN PIC24F16KA102 PIMAC164337 - MODULE SOCKET FOR PM3 40DIP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
TABLE 4-20:
TABLE 4-21:
TABLE 4-22:
TABLE 4-23:
RCON
OSCCON
CLKDIV
OSCTUN
REFOCON
HLVDCON
Legend:
Note
DSWSRC
DSGPR0
DSGPR1
Legend:
Note
NVMCON
NVMKEY
Legend:
Note
PMD1
PMD2
PMD3
PMD4
Legend:
File Name
File Name
DSCON
File Name
File Name
1:
2:
1:
1:
Addr
0760
0766
Addr
0758
075A
075C
075E
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
RCON register Reset values are dependent on type of Reset.
OSCCON register Reset values are dependent on configuration fuses and by type of Reset.
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
The Deep Sleep registers are only reset on a V
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.
— = unimplemented, read as ‘0’. Reset values are shown in hexadecimal.
Addr
0770
0772
0774
0776
Addr
074E
0740
0742
0744
0748
0756
Bit 15
CLOCK CONTROL REGISTER MAP
DEEP SLEEP REGISTER MAP
NVM REGISTER MAP
PMD REGISTER MAP
WR
Bit 15
DSEN
Bit 15
HLVDEN
TRAPR
ROEN
Bit 15
ROI
WREN
Bit 14
Bit 14
IOPUWR SBOREN
Bit 14
COSC2
DOZE2
Bit 14
WRERR
Bit 13
T3MD
Bit 13
Bit 13
ROSSLP
COSC1
HLSIDL
DOZE1
Bit 13
Bit 12 Bit 11
T2MD T1MD
PGMONLY
Bit 12
Bit 12
COSC0
DOZE0
ROSEL
Bit 12
DD
POR event.
Bit 11
CMPMD
Bit 11
Bit 10
RODIV3
DOZEN
Bit 11
Bit 10
RTCCMD
Bit 10
Bit 9
RCDIV2
RODIV2
NOSC2
DPSLP
Bit 10
Bit 9
IC1MD
Bit 9
RCDIV1
RODIV1 RODIV0
Bit 8
NOSC1
Deep Sleep General Purpose Register 0
Deep Sleep General Purpose Register 1
Bit 9
Bit 8
CRCPMD
DSINT0
I2C1MD
RCDIV0
PMSLP
NOSC0
Bit 8
Bit 7
Bit 8
NVMKEY7
Bit 7
CLKLOCK
DSFLT
Bit 7
EXTR
VDIR
U2MD
Bit 7
Bit 6
NVMKEY6
ERASE
Bit 6
Bit 6
BGVST
SWR
Bit 6
U1MD
Bit 5
NVMKEY5 NVMKEY4 NVMKEY3 NVMKEY2 NVMKEY1 NVMKEY0 0000
NVMOP5
Bit 5
SWDTEN
Bit 5
IRVST
LOCK
TUN5
Bit 5
EEMD
Bit 4
NVMOP4
DSWDT
Bit 4
Bit 4
WDTO
TUN4
Bit 4
REFOMD
SPI1MD
Bit 3
NVMOP3
DSRTCC DSMCLR
Bit 3
Bit 3
HLVDL3
SLEEP
TUN3
Bit 3
CF
CTMUMD
Bit 2
NVMOP2
Bit 2
Bit 2
HLVDL2
TUN2
Bit 2
IDLE
HLVDMD
Bit 1
DSBOR
NVMOP1
Bit 1
SOSCEN OSWEN (Note 2)
HLVDL1
Bit 1
TUN1
Bit 1
BOR
ADC1MD
OC1MD
RELEASE
Bit 0
DSPOR
NVMOP0
Bit 0
HLVDL0
TUN0
Bit 0
Bit 0
POR
All Resets
Resets
0000
0000
0000
0000
(Note 1)
Resets
0000
0000
0000
0000
Resets
0000
3140
0000
0000
0000
All
All
All
(1)
(1)

Related parts for PIC24F16KA101-I/P