ATMEGA32A-PU Atmel, ATMEGA32A-PU Datasheet - Page 237
ATMEGA32A-PU
Manufacturer Part Number
ATMEGA32A-PU
Description
MCU AVR 32K FLASH 16MHZ 40-PDIP
Manufacturer
Atmel
Series
AVR® ATmegar
Specifications of ATMEGA32A-PU
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
32
Program Memory Size
32KB (16K x 16)
Program Memory Type
FLASH
Eeprom Size
1K x 8
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
40-DIP (0.600", 15.24mm)
Processor Series
ATMEGA32x
Core
AVR8
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
2-Wire, SPI, USART
Maximum Clock Frequency
16 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
3rd Party Development Tools
EWAVR, EWAVR-BL
Development Tools By Supplier
ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit, 8 Channel
Package
40PDIP
Device Core
AVR
Family Name
ATmega
Maximum Speed
16 MHz
Operating Supply Voltage
3.3|5 V
Data Rom Size
1024 B
Height
4.83 mm
Length
52.58 mm
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.7 V
Width
13.97 mm
Controller Family/series
AVR MEGA
No. Of I/o's
32
Eeprom Memory Size
1KB
Ram Memory Size
2KB
Cpu Speed
16MHz
Rohs Compliant
Yes
For Use With
ATSTK524 - KIT STARTER ATMEGA32M1/MEGA32C1ATSTK600 - DEV KIT FOR AVR/AVR32ATAVRDRAGON - KIT DRAGON 32KB FLASH MEM AVRATSTK500 - PROGRAMMER AVR STARTER KIT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ATMEGA32A-PU
Manufacturer:
ATMEL
Quantity:
3 000
Company:
Part Number:
ATMEGA32A-PU
Manufacturer:
Atmel
Quantity:
26 792
- Current page: 237 of 353
- Download datasheet (6Mb)
24.4.3
24.4.4
24.4.5
24.5
24.5.1
8155C–AVR–02/11
Boundary-scan Chain
SAMPLE_PRELOAD; $2
AVR_RESET; $C
BYPASS; $F
Scanning the Digital Port Pins
The active states are:
Mandatory JTAG instruction for pre-loading the output latches and talking a snap-shot of the
input/output pins without affecting the system operation. However, the output latches are not
connected to the pins. The Boundary-scan Chain is selected as Data Register.
The active states are:
The AVR specific public JTAG instruction for forcing the AVR device into the Reset mode or
releasing the JTAG Reset source. The TAP controller is not reset by this instruction. The one bit
Reset Register is selected as Data Register. Note that the reset will be active as long as there is
a logic 'one' in the Reset Chain. The output from this chain is not latched.
The active states are:
Mandatory JTAG instruction selecting the Bypass Register for Data Register.
The active states are:
The Boundary-scan chain has the capability of driving and observing the logic levels on the digi-
tal I/O pins, as well as the boundary between digital and analog logic for analog circuitry having
Off-chip connection.
Figure 24-3
cell consists of a standard Boundary-scan cell for the Pull-up Enable – PUExn – function, and a
bi-directional pin cell that combines the three signals Output Control – OCxn, Output Data –
ODxn, and Input Data – IDxn, into only a two-stage Shift Register. The port and pin indexes are
not used in the following description.
The Boundary-scan logic is not included in the figures in the datasheet.
simple digital Port Pin as described in the section
details from
When no alternate port function is present, the Input Data – ID – corresponds to the PINxn Reg-
ister value (but ID has no synchronizer), Output Data corresponds to the PORT Register, Output
• Capture-DR: Data in the IDCODE-register is sampled into the Boundary-scan Chain.
• Shift-DR: The IDCODE scan chain is shifted by the TCK input.
• Capture-DR: Data on the external pins are sampled into the Boundary-scan Chain.
• Shift-DR: The Boundary-scan Chain is shifted by the TCK input.
• Update-DR: Data from the Boundary-scan Chain is applied to the output latches. However,
• Shift-DR: The Reset Register is shifted by the TCK input.
• Capture-DR: Loads a logic “0” into the Bypass Register.
• Shift-DR: The Bypass Register cell between TDI and TDO is shifted.
the output latches are not connected to the pins.
shows the Boundary-scan Cell for a bi-directional port pin with pull-up function. The
Figure 24-3
replaces the dashed box in
“I/O Ports” on page
Figure
24-4.
50. The Boundary-scan
ATmega32A
Figure 24-4
shows a
237
Related parts for ATMEGA32A-PU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
ATMEL Corporation
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ 5V 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ 5V 40DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ 5V 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ IND 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ IND 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 16MHZ 44TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32KB FLASH 16MHZ 44QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
MCU AVR 32K FLASH 16MHZ 44-TQFP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ COM 40-DIP
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ COM 44-QFN
Manufacturer:
Atmel
Datasheet:
Part Number:
Description:
IC AVR MCU 32K 16MHZ COM 44-TQFP
Manufacturer:
Atmel
Datasheet: