IC MCU FLASH 8KX14 EE A/D 44PLCC

 

PIC16LF877A-I/L

Manufacturer Part NumberPIC16LF877A-I/L
DescriptionIC MCU FLASH 8KX14 EE A/D 44PLCC
ManufacturerMicrochip Technology
SeriesPIC® 16F
PIC16LF877A-I/L datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of PIC16LF877A-I/L

Core Size8-BitProgram Memory Size14KB (8K x 14)
Core ProcessorPICSpeed10MHz
ConnectivityI²C, SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, WDT
Number Of I /o33Program Memory TypeFLASH
Eeprom Size256 x 8Ram Size368 x 8
Voltage - Supply (vcc/vdd)2 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeExternalOperating Temperature-40°C ~ 85°C
Package / Case44-PLCCController Family/seriesPIC16LF
No. Of I/o's33Eeprom Memory Size256Byte
Ram Memory Size368ByteCpu Speed20MHz
No. Of Timers3Lead Free Status / RoHS StatusLead free / RoHS Compliant
Other namesPIC16LF877AI/L  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
Page 111/234

Download datasheet (5Mb)Embed
PrevNext
9.4.17.3
Bus Collision During a Stop
Condition
Bus collision occurs during a Stop condition if:
a)
After the SDA pin has been deasserted and
allowed to float high, SDA is sampled low after
the BRG has timed out.
b)
After the SCL pin is deasserted, SCL is sampled
low before SDA goes high.
FIGURE 9-31:
BUS COLLISION DURING A STOP CONDITION (CASE 1)
T
SDA
SDA asserted low
SCL
PEN
BCLIF
P
SSPIF
FIGURE 9-32:
BUS COLLISION DURING A STOP CONDITION (CASE 2)
SDA
Assert SDA
SCL
PEN
BCLIF
P
SSPIF
 2003 Microchip Technology Inc.
The Stop condition begins with SDA asserted low.
When SDA is sampled low, the SCL pin is allowed to
float. When the pin is sampled high (clock arbitration),
the Baud Rate Generator is loaded with SSPADD<6:0>
and counts down to 0. After the BRG times out, SDA is
sampled. If SDA is sampled low, a bus collision has
occurred. This is due to another master attempting to
drive a data ‘0’ (Figure 9-31). If the SCL pin is sampled
low before SDA is allowed to float high, a bus collision
occurs. This is another case of another master
attempting to drive a data ‘0’ (Figure 9-32).
T
T
BRG
BRG
T
T
BRG
BRG
SCL goes low before SDA goes high,
set BCLIF
PIC16F87XA
SDA sampled
BRG
low after T
,
BRG
set BCLIF
‘0’
‘0’
T
BRG
‘0’
‘0’
DS39582B-page 109