ST62T20CB6 STMicroelectronics, ST62T20CB6 Datasheet - Page 65

IC MCU 8BIT OTP 4K 20 PDIP

ST62T20CB6

Manufacturer Part Number
ST62T20CB6
Description
IC MCU 8BIT OTP 4K 20 PDIP
Manufacturer
STMicroelectronics
Series
ST6r
Datasheet

Specifications of ST62T20CB6

Core Processor
ST6
Core Size
8-Bit
Speed
8MHz
Peripherals
LVD, POR, WDT
Number Of I /o
12
Program Memory Size
4KB (4K x 8)
Program Memory Type
OTP
Ram Size
64 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-DIP (0.300", 7.62mm)
Controller Family/series
ST6
No. Of I/o's
12
Ram Memory Size
64Byte
Cpu Speed
8MHz
No. Of Timers
1
Rohs Compliant
Yes
Processor Series
ST62T2x
Core
ST6
Data Bus Width
8 bit
Data Ram Size
64 B
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
12
Number Of Timers
2
Operating Supply Voltage
3 V to 6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Development Tools By Supplier
ST622XC-KIT/110, ST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-II
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Connectivity
-
Lead Free Status / Rohs Status
In Transition
Other names
497-2098-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST62T20CB6
Manufacturer:
OPTEK
Quantity:
1 400
Company:
Part Number:
ST62T20CB6
Quantity:
1 760
Company:
Part Number:
ST62T20CB6
Quantity:
5 000
OPERATING CONDITIONS (Cont’d)
10.3.2 Operating Conditions with Low Voltage Detector (LVD)
Subject to general operating conditions for V
Notes:
1. LVD typical data are based on T
2. The minimum V
3. Data based on characterization results, not tested in production.
Figure 39. LVD Threshold Versus V
Figure 40. Typical LVD Thresholds Versus
Temperature for OTP devices
DEVICE UNDER
V
V
V
Vt
t
Thresholds [V]
4.2
3.8
3.6
g(VDD)
Symbol
IT+
IT-
hys
IN THIS AREA
4
POR
-40°C
RESET
f
OSC
Reset release threshold
(V
Reset generation threshold
(V
LVD voltage threshold hysteresis
V
Filtered glitch delay on V
DD
DD
DD
8
4
0
[MHz]
2.5
rise time rate
DD
rise)
fall)
25°C
rise time rate is needed to insure a correct device power-on and LVD reset. Not tested in production.
Parameter
T [°C]
3
2)
A
95°C
=25°C. They are given only as design guidelines and are not tested.
DD
3.5
3)
V
V
Vdd up
Vdd down
IT+
IT-
DD
V
IT-
≥3.6
and f
125°C
V
Not detected by the LVD
DD
4
IT+
OSC
, f
-V
OSC
IT-
3)
Conditions
, and T
Figure
Temperature for ROM devices
4.5
Thresholds [V]
4.2
3.8
3.6
4
-40°C
ST6208C/ST6209C/ST6210C/ST6220C
A
.
41.
5
Typical
25°C
Min
3.9
3.6
5.5
50
T [°C]
LVD
Typ
4.1
3.8
300
30
6
1)
95°C
thresholds
FUNCTIONALITY
NOT GUARANTEED
IN THIS AREA
FUNCTIONAL AREA
SUPPLY
VOLTAGE [V]
Max
4.3
700
V
V
4
Vdd up
Vdd down
IT+
IT-
125°C
mV/s
Unit
65/104
mV
ns
V
vs.
1

Related parts for ST62T20CB6