R5F21272SDFP#U0 Renesas Electronics America, R5F21272SDFP#U0 Datasheet - Page 313

IC R8C/27 MCU FLASH 32LQFP

R5F21272SDFP#U0

Manufacturer Part Number
R5F21272SDFP#U0
Description
IC R8C/27 MCU FLASH 32LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/27r
Datasheet

Specifications of R5F21272SDFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
LED, POR, Voltage Detect, WDT
Number Of I /o
25
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
R0K521276S000BE - KIT DEV RSK-R8C/26-29R0E521000EPB00 - PROBE EMULATOR FOR PC7501
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21272SDFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21272SDFP#U0R5F21272SDFP#V2
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21272SDFP#U0R5F21272SDFP#X6
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/26 Group, R8C/27 Group
Rev.2.10
REJ09B0278-0210
Figure 16.25
IIC bus Control Register 2
b7 b6 b5 b4
NOTES:
1.
2.
3.
4.
When w riting to the SDAO bit, w rite 0 to the SDAOP bit using the MOV instruction simultaneously.
Do not w rite during a transfer operation.
This bit is enabled in master mode. When w riting to the BBSY bit, w rite 0 to the SCP bit using the MOV
instruction simultaneously. Execute the same w ay w hen the start condition is regenerating.
This bit is disabled w hen the clock synchronous serial format is used.
Sep 26, 2008
b3 b2 b1
ICCR2 Register
b0
Bit Symbol
SDAOP
Symbol
IICRST
SDAO
ICCR2
SCLO
BBSY
(b0)
(b2)
SCP
Page 294 of 453
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
IIC control part reset bit
Nothing is assigned. If necessary, set to 0.
When read, the content is 1.
SCL monitor flag
SDAO w rite protect bit
SDA output value control
bit
Start/stop condition
generation disable bit
Bus busy bit
Address
Bit Name
00B9h
(4)
When hang-up occurs due to communication failure
during I
control block of the I
ports or initializing registers.
1 : SCL pin is set to “H”
When read, the content is 1.
When read
0 : SDA pin output is held “L”
1 : SDA pin output is held “H”
When w ritten
0 : SDA pin output is changed to “L”
1 : SDA pin output is changed to high-impedance
When w riting to the to BBSY bit, w rite 0
simultaneously.
When read, the content is 1.
Writing 1 is invalid.
When read
0 : Bus is in released state
1 : Bus is in occupied state
When w ritten
0 : Generates stop condition
1 : Generates start condition
0 : SCL pin is set to “L”
When rew rite to SDAO bit, w rite 0 simultaneously.
(“H” output via external pull-up resistor)
(SDA signal changes from “L” to “H” w hile SCL
signal is in “H” state)
(SDA signal changes from “H” to “L” w hile SCL
signal is in “H” state)
2
C bus interface operation, w rite 1, to reset the
(1,2)
(3)
(3)
2
16. Clock Synchronous Serial Interface
C bus interface w ithout setting
After Reset
01111101b
Function
(1)
RW
RW
RW
RW
RW
RW
RO

Related parts for R5F21272SDFP#U0