R5F21272SDFP#U0 Renesas Electronics America, R5F21272SDFP#U0 Datasheet - Page 349

IC R8C/27 MCU FLASH 32LQFP

R5F21272SDFP#U0

Manufacturer Part Number
R5F21272SDFP#U0
Description
IC R8C/27 MCU FLASH 32LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/27r
Datasheet

Specifications of R5F21272SDFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
LED, POR, Voltage Detect, WDT
Number Of I /o
25
Program Memory Size
8KB (8K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
32-LQFP
For Use With
R0K521276S000BE - KIT DEV RSK-R8C/26-29R0E521000EPB00 - PROBE EMULATOR FOR PC7501
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21272SDFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21272SDFP#U0R5F21272SDFP#V2
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21272SDFP#U0R5F21272SDFP#X6
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/26 Group, R8C/27 Group
Rev.2.10
REJ09B0278-0210
Figure 17.7
17.4.2
IR bit in the TRAIC
RXDSF flag in the
SBDCT flag in the
SFDCT flag in the
Figure 17.7 shows typical operation of the hardware LIN when receiving a header field in slave mode. Figure
17.8 through Figure 17.10 show an Example of Header Field Transmission Flowchart.
When receiving a header field, the hardware LIN operates as described below.
LINCR register
RXD0 input for
LINST register
LINST register
(1) Synch Break detection is enabled by writing 1 to the LSTART bit in the LINCR register of the hardware
(2) When “L” level is input for a duration equal to or greater than the period set in timer RA, the hardware
(3) The hardware LIN receives a Synch Field (55h). At this time, it measures the period of the start bit and
(4) The hardware LIN sets the SFDCT flag in the LINST register to 1 when it finishes measuring the Synch
(5) After it finishes measuring the Synch Field, calculate a transfer rate from the count value of timer RA
(6) The hardware LIN performs communication for a response field after it finishes receiving the ID field.
Sep 26, 2008
RXD0 pin
Slave Mode
LIN.
LIN detects it as Synch Break. At this time, the SBDCT flag in the LINST register is set to 1.
Furthermore, if the SBIE bit in the LINCR register is set to 1, the hardware LIN generates a timer RA
interrupt. Then it goes to Synch Field measurement.
bits 0 to 6 by using timer RA. In this case, it is possible to select whether to input the Synch Field signal
to RXD0 of UART0 by setting the SBE bit in the LINCR register accordingly.
Field. Furthermore, if the SFIE bit in the LINCR register is set to 1, it generates a timer RA interrupt.
and set to UART0 and registers TRAPRE and TRA of timer RA again. Then it receives an ID field via
UART0.
register
UART0
Typical Operation when Receiving a Header Field
1
0
1
0
1
0
1
0
1
0
1
0
Shown above is the case where
LINE = 1, MST = 0, SBE = 1, SBIE = 1, SFIE = 1
Page 330 of 453
(1)
Set by writing 1 to
the LSTART bit in
the LINCR register
Synch Break
(2)
(3)
Measure this period
Set by writing 1 to
the B1CLR bit in
the LINST register
Cleared to 0 upon
acceptance of
interrupt request or
by a program
Synch Field
(4)
(5)
Set by writing 1 to the
B0CLR bit in the LINST
register
Cleared to 0 when Synch
Field measurement
finishes
IDENTIFIER
17. Hardware LIN
(6)

Related parts for R5F21272SDFP#U0