IC 8051 MCU 64K FLASH 64TQFP

C8051F021-GQ

Manufacturer Part NumberC8051F021-GQ
DescriptionIC 8051 MCU 64K FLASH 64TQFP
ManufacturerSilicon Laboratories Inc
SeriesC8051F02x
C8051F021-GQ datasheets
 


Specifications of C8051F021-GQ

Program Memory TypeFLASHProgram Memory Size64KB (64K x 8)
Package / Case64-TQFP, 64-VQFPCore Processor8051
Core Size8-BitSpeed25MHz
ConnectivityEBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USARTPeripheralsBrown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o32Ram Size4.25K x 8
Voltage - Supply (vcc/vdd)2.7 V ~ 3.6 VData ConvertersA/D 8x8b, 8x12b; D/A 2x12b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Processor SeriesC8051F0xCore8051
Data Bus Width8 bitData Ram Size4.25 KB
Interface TypeI2C/SMBus/SPI/UARTMaximum Clock Frequency25 MHz
Number Of Programmable I/os32Number Of Timers4
Operating Supply Voltage2.7 V to 3.6 VMaximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT3rd Party Development ToolsPK51, CA51, A51, ULINK2
Development Tools By SupplierC8051F020DKMinimum Operating Temperature- 40 C
On-chip Adc8-ch x 8-bit or 8-ch x 12-bitOn-chip Dac2-ch x 12-bit
No. Of I/o's32Ram Memory Size4352Byte
Cpu Speed25MHzNo. Of Timers5
No. Of Pwm Channels5Rohs CompliantYes
Data Rom Size64 KBA/d Bit Size12 bit
A/d Channels Available8Height1.05 mm
Length10 mmSupply Voltage (max)3.6 V
Supply Voltage (min)2.7 VWidth10 mm
Lead Free Status / RoHS StatusLead free / RoHS CompliantFor Use With336-1200 - DEV KIT FOR F020/F021/F022/F023
Eeprom Size-Other names336-1201
1
Page 1
2
Page 2
Page 1/2

Download datasheet (197Kb)Embed
Next
25 MIPS, 64 kB Flash, 12-Bit ADC, 64-Pin Mixed-Signal MCU
Analog Peripherals
12-Bit ADC
-
±1 LSB INL; no missing codes
-
Programmable throughput up to 100 ksps
-
8 external inputs; programmable as single-ended or differential
-
Programmable amplifier gain: 16, 8, 4, 2, 1, 0.5
-
Data-dependent windowed interrupt generator
-
Built-in temperature sensor (±3 °C)
8-Bit ADC
-
±1 LSB INL; no missing codes
-
Programmable throughput up to 500 ksps
-
8 external inputs
-
Programmable amplifier gain: 4, 2, 1, 0.5
Two 12-Bit DACs
-
Can synchronize outputs to timers for jitter-free waveform generation
Two Comparators
Internal Voltage Reference
V
Monitor/Brown-out Detector
DD
On-Chip JTAG Debug & Boundary Scan
-
On-chip debug circuitry facilitates full speed, non-intrusive in-system
debug (no emulator required)
-
Provides breakpoints, single stepping, watchpoints, stack monitor
-
Inspect/modify memory and registers
-
Superior performance to emulation systems using ICE-chips, target
pods, and sockets
-
IEEE1149.1 compliant boundary scan
VDD
VDD
VDD
Digital Power
DGND
DGND
DGND
AV+
Analog Power
AGND
TCK
Boundary Scan
JTAG
TMS
TDI
Logic
Debug HW
TDO
Reset
RST
VDD
WDT
MONEN
Monitor
External
XTAL1
Oscillator
XTAL2
Circuit
System
Clock
Internal
Oscillator
VREF
VREF
DAC1
DAC1
(12-Bit)
DAC0
DAC0
(12-Bit)
(REFADC)
VREFA
AIN0.0
AIN0.1
ADC
AIN0.2
A
AIN0.3
M
Prog
100 ksps
AIN0.4
Gain
U
AIN0.5
(12-Bit)
X
AIN0.6
AIN0.7
TEMP
SENSOR
CP0+
CP0
CP0-
CP1+
CP1
CP1-
Precision Mixed Signal
High-Speed 8051 µC Core
-
Pipelined instruction architecture; executes 70% of instructions in 1 or 2
system clocks
-
Up to 25 MIPS throughput with 25 MHz system clock
-
22 vectored interrupt sources
Memory
-
4352 bytes data RAM
-
64 kB Flash; in-system programmable in 512-byte sectors (512 bytes are
reserved)
-
External parallel data memory interface
Digital Peripherals
-
32 port I/O; all are 5 V tolerant
-
Hardware SMBus™ (I2C™ compatible), SPI™, and two UART serial
ports available concurrently
-
Programmable 16-bit counter/timer array with 5 capture/compare mod-
ules
-
5 general-purpose 16-bit counter/timers
-
Dedicated watchdog timer; bidirectional reset
-
Real-time clock mode using Timer 3 or PCA
Clock Sources
-
Internal programmable oscillator: 2–16 MHz
-
External oscillator: Crystal, RC, C, or Clock
-
Can switch between clock sources on-the-fly
Supply Voltage: 2.7 to 3.6 V
-
Typical operating current: 10 mA at 25 MHz
-
Multiple power saving sleep and shutdown modes
64-Pin TQFP
Temperature Range: –40 to +85 °C
Port I/O
Config.
8
UART0
UART1
0
SMBus
5
SPI Bus
PCA
1
Timers 0,
SFR Bus
1, 2, 4
Timer 3/
RTC
C
64 kB
P0, P1,
FLASH
P2, P3
o
Latches
256 Byte
Crossbar
r
RAM
Config.
REFADC
4 kB
e
RAM
External Data Memory Bus
Copyright © 2004 by Silicon Laboratories
C8051F021
P0.0
P0
Drv
P0.7
C
R
P1.0/AIN1.0
P1
O
Drv
P1.7/AIN1.7
S
S
P2.0
P2
B
Drv
P2.7
A
R
P3.0
P3
Drv
P3.7
VDD
A
ADC
8:1
M
Prog
500 ksps
U
Gain
(8-Bit)
X
C
P4 Latch
Bus Control
P4
T
DRV
L
P5 Latch
P5
A
DRV
Address Bus
d
d
P6 Latch
P6
r
DRV
D
P7 Latch
P7
Data Bus
a
DRV
t
a
6.15.2004

C8051F021-GQ Summary of contents

  • Page 1

    ... SMBus 5 SPI Bus PCA 1 Timers 0, SFR Bus Timer 3/ RTC P0, P1, FLASH P2 Latches 256 Byte Crossbar r RAM Config. REFADC RAM External Data Memory Bus Copyright © 2004 by Silicon Laboratories C8051F021 P0.0 P0 Drv P0 P1.0/AIN1 Drv P1.7/AIN1 P2 Drv P2 P3.0 P3 Drv P3.7 VDD A ADC 8:1 ...

  • Page 2

    ... MIN NOM MAX (mm) (mm) (mm 1.20 A1 0.05 - 0.15 A2 0.95 - 1.05 b 0.17 0.22 0. 12. 10. 0. 12. 10.00 - Copyright © 2004 by Silicon Laboratories C8051F021 TYP MAX UNITS 3 0 µA 10 µA 0.1 µA 1 MHz bits ±1 LSB ±1 LSB dB 100 ksps V V REF 4 µ 0.25 ...