M3087BFLGP#U3 Renesas Electronics America, M3087BFLGP#U3 Datasheet
M3087BFLGP#U3
Specifications of M3087BFLGP#U3
Available stocks
Related parts for M3087BFLGP#U3
M3087BFLGP#U3 Summary of contents
Page 1
To our customers, Old Company Name in Catalogs and Other Documents st On April 1 , 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the ...
Page 2
All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm ...
Page 3
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) RENESAS MCU 1. Overview 1.1 Features The M32C/87 Group (M32C/87, M32C/87A, M32C/87B single-chip control MCU, fabricated using high- performance silicon gate CMOS technology, embedding the M32C/80 Series CPU core. The M32C/87 Group (M32C/ ...
Page 4
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 1.1.2 Specifications Tables 1.1 to 1.4 list the specifications of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B). Table 1.1 Specifications (144-Pin Package) (1/2) Item Function CPU Central processing unit Memory ROM, RAM, data flash Power Supply ...
Page 5
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.2 Specifications (144-Pin Package) (2/2) Item Function Serial Interface UART0 to UART4 UART5, UART6 A/D Converter D/A Converter CRC Calculation Circuit X/Y Converter Intelligent I/O ROM Correction Function CAN modules I/O Ports Programmable I/O ...
Page 6
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.3 Specifications (100-Pin Package) (1/2) Item Function CPU Central processing unit Memory ROM, RAM, data flash Power Supply Voltage Detection External Bus Bus/memory Expansion expansion function Clock Clock generation circuits Interrupts Watchdog Timer DMA ...
Page 7
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.4 Specifications (100-Pin Package) (2/2) Item Function Serial Interface UART0 to UART4 UART5 A/D Converter D/A Converter CRC Calculation Circuit X/Y Converter Intelligent I/O ROM Correction Function CAN modules I/O Ports Programmable I/O ports ...
Page 8
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 1.2 Product List Tables 1.5 to 1.7 list product information. Figure 1.1 shows product numbering system. Table 1.5 M32C/87 Group (1) (M32C/87: 2-channel CAN module) Part Number M3087BFLGP PLQP0144KA-A (144P6Q-A) M30879FLFP PRQP0100JB-A (100P6S-A) M30879FLGP PLQP0100KB-A ...
Page 9
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.7 M32C/87 Group (3) (M32C/87B: no CAN module) Part Number M3087BFLBGP PLQP0144KA-A (144P6Q-A) M30879FLBFP PRQP0100JB-A (100P6S-A) M30879FLBGP PLQP0100KB-A (100P6Q-A) M3087BFKBGP PLQP0144KA-A (144P6Q-A) M30879FKBGP PLQP0100KB-A (100P6Q-A) M30878FJBGP PLQP0144KA-A (144P6Q-A) M30876FJBGP PLQP0100KB-A (100P6Q-A) M30875FHBGP PLQP0144KA-A (144P6Q-A) ...
Page 10
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 1.3 Block Diagram Figure 1.2 shows a block diagram of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B). 8 Port P0 Port P1 Internal peripheral functions Timers (16 bits) Output (timer A): 5 Input (timer B): 6 ...
Page 11
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 1.4 Pin Assignments Figures 1.3 to 1.5 show pin assignments (top view P1_0 109 D7 / AN0_7 / P0_7 110 D6 / AN0_6 / P0_6 111 D5 / AN0_5 / P0_5 112 D4 ...
Page 12
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.8 144-Pin Package List of Pin Names (1/4) Pin Control Interrupt Port No. Pin Pin 1 P9_6 2 P9_5 3 P9_4 4 P9_3 5 P9_2 6 P9_1 7 P9_0 8 P14_6 INT8 9 P14_5 ...
Page 13
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.9 144-Pin Package List of Pin Names (2/4) Pin Control Interrupt Port No. Pin Pin 41 VSS 42 P6_5 43 P6_4 44 P6_3 45 P6_2 46 P6_1 47 P6_0 48 P13_7 49 P13_6 50 ...
Page 14
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.10 144-Pin Package List of Pin Names (3/4) Pin Control Interrupt Port No. Pin Pin 81 P3_5 82 P3_4 83 P3_3 84 P3_2 85 P3_1 86 P12_4 87 P12_3 88 P12_2 89 P12_1 90 ...
Page 15
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.11 144-Pin Package List of Pin Names (4/4) Pin Control Interrupt Port No. Pin Pin 121 P0_1 122 P0_0 123 P15_7 124 P15_6 125 P15_5 126 P15_4 127 P15_3 128 P15_2 129 P15_1 130 ...
Page 16
M32C/87 Group (M32C/87, M32C/87A, M32C/87B AN0_7 / P0_7 D6 / AN0_6 / P0_6 D5 / AN0_5 / P0_5 D4 / AN0_4 / P0_4 D3 / AN0_3 / P0_3 D2 / AN0_2 / P0_2 D1 / AN0_1 / P0_1 ...
Page 17
M32C/87 Group (M32C/87, M32C/87A, M32C/87B P1_1 D8 / P1_0 D7 / AN0_7 / P0_7 D6 / AN0_6 / P0_6 D5 / AN0_5 / P0_5 D4 / AN0_4 / P0_4 D3 / AN0_3 / P0_3 D2 / AN0_2 / ...
Page 18
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.12 100-Pin Package List of Pin Names (1/3) Pin No. Control Interrupt Port Pin Pin P9_6 2 100 P9_5 3 1 P9_4 4 2 P9_3 5 3 P9_2 6 4 ...
Page 19
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.13 100-Pin Package List of Pin Names (2/3) Pin No. Control Interrupt Port Pin Pin P5_5 42 40 P5_4 43 41 CLKOUT P5_3 44 42 P5_2 45 43 P5_1 46 ...
Page 20
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.14 100-Pin Package List of Pin Names (3/3) Pin No. Control Interrupt Port Pin Pin P1_7 INT5 74 72 P1_6 INT4 75 73 P1_5 INT3 76 74 P1_4 77 75 ...
Page 21
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 1.5 Pin Functions Table 1.15 Pin Functions (100-Pin and 144-Pin Packages) (1/4) Type Symbol Power supply VCC1,VCC2 VSS Analog power AVCC supply input AVSS Reset input RESET CNVSS CNVSS External data BYTE bus width select ...
Page 22
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.16 Pin Functions (100-Pin and 144-Pin Packages) (2/4) Type Symbol Main clock XIN input Main clock XOUT output Sub clock XCIN input Sub clock XCOUT output BCLK output BCLK Clock output CLKOUT INT interrupt ...
Page 23
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.17 Pin Functions (100-Pin and 144-Pin Package) (3/4) Type Symbol Intelligent I/O INPC1_0 to INPC1_3 INPC1_4 to INPC1_7 OUTC1_0 to OUTC1_3 OUTC1_4 to OUTC1_7 OUTC2_0 to OUTC2_2 ISCLK0 ISCLK1, ISCLK2 ISRXD0 ISRXD1, ISRXD2 ISTXD0 ...
Page 24
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 1.18 Pin Functions (100-Pin and 144-Pin Package) (4/4) Type Symbol I/O port P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7 P6_0 to P6_7, P7_0 ...
Page 25
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 2. Central Processing Unit (CPU) Figure 2.1 shows the CPU registers. The register bank is comprised of eight registers (R0, R1, R2, R3, A0, A1, SB, and FB) out of 28 CPU registers. There are ...
Page 26
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 2.1 General Registers 2.1.1 Data Registers (R0, R1, R2, and R3) R0, R1, R2, and R3 are 16-bit registers for transfer, arithmetic and logic operations. R0 and R1 can be split into high-order (R0H/R1H) and ...
Page 27
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 2.1.8.7 Interrupt Enable Flag (I) The I flag enables maskable interrupts. Interrupts are disabled when the I flag is set to 0 and enabled when it is set to 1. The I flag becomes 0 ...
Page 28
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 3. Memory Figure 3.1 shows a memory map of the M32C/87 Group (M32C/87, M32C/87A, M32C/87B). The M32C/87 Group (M32C/87, M32C/87A, M32C/87B) has 16-Mbyte address space from addresses 000000h to FFFFFFh. The internal ROM is allocated ...
Page 29
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 4. Special Function Registers (SFRs) Special Function Registers (SFRs) are the control registers of peripheral functions. Tables 4.1 to 4.20 list SFR address maps. Table 4.1 SFR Address Map (1/20) Address 0000h 0001h 0002h 0003h ...
Page 30
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.2 SFR Address Map (2/20) Address 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h Address Match Interrupt Register 6 003Ah 003Bh 003Ch 003Dh Address Match Interrupt Register 7 003Eh 003Fh 0040h 0041h ...
Page 31
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.3 SFR Address Map (3/20) Address 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h DMA0 Interrupt Control Register 0069h Timer B5 Interrupt Control Register 006Ah DMA2 Interrupt Control Register 006Bh UART2 Receive/ACK Interrupt ...
Page 32
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.4 SFR Address Map (4/20) Address 0090h UART0 Transmit/NACK Interrupt Control Register 0091h UART1/UART4 Bus Conflict Detection Interrupt Control Register 0092h UART1 Transmit/NACK Interrupt Control Register 0093h Key Input Interrupt Control Register 0094h Timer ...
Page 33
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.5 SFR Address Map (5/20) Address 00E0h 00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h Group 0 SI/O Receive Buffer Register 00E9h 00EAh Group 0 Transmit Buffer/Receive Data Register 00EBh 00ECh Group 0 Receive ...
Page 34
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.6 SFR Address Map (6/20) Address 011Ah Group 1 Time Measurement Control Register 2 011Bh Group 1 Time Measurement Control Register 3 011Ch Group 1 Time Measurement Control Register 4 011Dh Group 1 Time ...
Page 35
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.7 SFR Address Map (7/20) Address 0150h Group 2 Waveform Generation Control Register 0 0151h Group 2 Waveform Generation Control Register 1 0152h Group 2 Waveform Generation Control Register 2 0153h Group 2 Waveform ...
Page 36
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.8 SFR Address Map (8/20) Address 01C0h UART5 Transmit/Receive Mode Register 01C1h UART5 Baud Rate Register 01C2h UART5 Transmit Buffer Register 01C3h 01C4h UART5 Transmit/Receive Control Register 0 01C5h UART5 Transmit/Receive Control Register 1 ...
Page 37
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.9 SFR Address Map (9/20) Address 01F0h CAN0 Message Slot Buffer 1 Standard ID0 01F1h CAN0 Message Slot Buffer 1 Standard ID1 01F2h CAN0 Message Slot Buffer 1 Extended ID0 01F3h CAN0 Message Slot ...
Page 38
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.10 SFR Address Map (10/20) Address 0220h CAN0 Single Shot Control Register 0221h 0222h 0223h 0224h CAN0 Single Shot Status Register 0225h 0226h 0227h 0228h CAN0 Global Mask Register Standard ID0 0229h CAN0 Global ...
Page 39
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.11 SFR Address Map (11/20) Address 0250h CAN1 Slot Buffer Select Register 0251h CAN1 Control Register 1 0252h CAN1 Sleep Control Register 0253h 0254h CAN1 Acceptance Filter Support Register 0255h 0256h 0257h 0258h 0259h ...
Page 40
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.12 SFR Address Map (12/20) Address 0280h CAN1 Control Register 0 0281h 0282h CAN1 Status Register 0283h 0284h CAN1 Extended ID Register 0285h 0286h CAN1 Configuration Register 0287h 0288h CAN1 Time Stamp Register 0289h ...
Page 41
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.13 SFR Address Map (13/20) Address CAN1 Message Slot 0 Control Register / 02B0h CAN1 Local Mask Register A Standard ID0 CAN1 Message Slot 1 Control Register / 02B1h CAN1 Local Mask Register A ...
Page 42
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.14 SFR Address Map (14/20) Address 02C0h X0 Register, Y0 Register 02C1h 02C2h X1 Register, Y1 Register 02C3h 02C4h X2 Register, Y2 Register 02C5h 02C6h X3 Register, Y3 Register 02C7h 02C8h X4 Register, Y4 ...
Page 43
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.15 SFR Address Map (15/20) Address 02F0h 02F1h 02F2h 02F3h 02F4h UART4 Special Mode Register 4 02F5h UART4 Special Mode Register 3 02F6h UART4 Special Mode Register 2 02F7h UART4 Special Mode Register 02F8h ...
Page 44
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.16 SFR Address Map (16/20) Address 0320h 0321h 0322h 0323h 0324h UART3 Special Mode Register 4 0325h UART3 Special Mode Register 3 0326h UART3 Special Mode Register 2 0327h UART3 Special Mode Register 0328h ...
Page 45
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.17 SFR Address Map (17/20) Address 0350h Timer B0 Register 0351h 0352h Timer B1 Register 0353h 0354h Timer B2 Register 0355h 0356h Timer A0 Mode Register 0357h Timer A1 Mode Register 0358h Timer A2 ...
Page 46
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.18 SFR Address Map (18/20) Address 0380h A/D0 Register 0 0381h 0382h A/D0 Register 1 0383h 0384h A/D0 Register 2 0385h 0386h A/D0 Register 3 0387h 0388h A/D0 Register 4 0389h 038Ah A/D0 Register ...
Page 47
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.19 SFR Address Map (19/20) Address 03A0h Function Select Register A8 03A1h Function Select Register A9 03A2h 03A3h Function Select Register B9 03A4h Function Select Register E2 03A5h 03A6h 03A7h Function Select Register D1 ...
Page 48
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 4.20 SFR Address Map (20/20) Address 03D0h Port P14 Register (1) 03D1h Port P15 Register (1) 03D2h Port P14 Direction Register 03D3h Port P15 Direction Register 03D4h 03D5h 03D6h 03D7h 03D8h 03D9h 03DAh Pull-Up ...
Page 49
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) 5. Electrical Characteristics Table 5.1 Absolute Maximum Ratings Symbol VCC1, Supply voltage VCC2 VCC2 Supply voltage AVCC Analog supply voltage VI Input voltage RESET, CNVSS, BYTE, P6_0 to P6_7, P7_2 to P7_7, P8_0 to P8_7, ...
Page 50
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.2 Recommended Operating Conditions (1/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified) Symbol Supply voltage (VCC1 ≥ VCC2) VCC1, VCC2 AVCC Analog supply voltage VSS ...
Page 51
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.3 Recommended Operating Conditions (2/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified Symbol IOH(peak) Peak output P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, ...
Page 52
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.4 Recommended Operating Conditions (3/3) (VCC1 = VCC2 = 3.0 to 5.5 V, Topr = -20 to 85°C unless otherwise specified) Symbol f(CPU) CPU clock frequency (same frequency as f(BCLK)) f(XIN) Main clock input ...
Page 53
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.5 Electrical Characteristics (1/3) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU MHz unless otherwise specified) Symbol VOH Output P0_0 to P0_7, ...
Page 54
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.6 Electrical Characteristics (2/3) (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU MHz unless otherwise specified) Symbol IIH Input high P0_0 to ...
Page 55
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.7 Electrical Characteristics (3/3) (VCC1 = VCC2 = 5.5 V, VSS = 0 V, Topr = 25°C Symbol Parameter ICC Power Flash memory supply version current Mask ROM version NOTES single-chip mode, ...
Page 56
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.8 A/D Conversion Characteristics (VCC1 = VCC2 = AVCC = VREF = 4.2 to 5.5 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 32MHz unless otherwise specified) Symbol ...
Page 57
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.10 Flash Memory Electrical Characteristics (VCC1 = 4 5.5 V, 3.0 to 3.6 V, Topr = 0 to 60°C unless otherwise specified) Symbol Parameter − Erase and program endurance − Word program ...
Page 58
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.11 Voltage Detection Circuit Electrical Characteristics (VCC1 = VCC2 = 3.0 to 5.5 V, VSS = 0 V, Topr = 25°C unless otherwise specified) Symbol Parameter Vdet4 Vdet4 detection voltage Vdet3 Vdet3 detection voltage ...
Page 59
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.13 External Clock Input Symbol tc External clock input cycle time tw(H) ...
Page 60
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.18 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode) Symbol ...
Page 61
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.23 A/D Trigger Input Symbol tc(AD) ADTRG input cycle time (required for ...
Page 62
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.27 External Interrupt INTi Input (Edge Sensitive) Symbol tw(INH) INTi input high ...
Page 63
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.28 Memory Expansion mode and Microprocessor Mode Symbol Data input access time ...
Page 64
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Switching Characteristics (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.29 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space) ...
Page 65
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Switching Characteristics (VCC1 = VCC2 = 4.2 to 5.5 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.30 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space ...
Page 66
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Figure 5 P15 Measurement Circuit REJ03B0127-0151 Rev.1.51 Jul 31, 2008 Page P10 P11 P12 P13 Note 1 P14 ...
Page 67
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) XIN input TAiIN input TAiOUT input TAiOUT input (counter increment/ decrement select input) In event counter mode TAiIN input (count on falling edge) TAiIN input (count on rising edge) In event counter mode with two-phase ...
Page 68
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY Input BCLK tsu(HOLD-BCLK) HOLD Input HLDA Output td(BCLK-HLDA) P0, P1, P2, ...
Page 69
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space) Read Timing (1φ + 1φ Bus Cycle) BCLK td(BCLK-CS) (1) 18ns.max CSi tcyc td(BCLK-AD) (1) 18ns.max ADi BHE td(BCLK-RD) RD DBi NOTES: 1. ...
Page 70
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) Read Timing (2φ + 2φ Bus Cycle) BCLK td(BCLK-ALE) 18ns.max ALE td(BCLK-CS) 18ns.max CSi td(AD-ALE) ADi /DBi td(BCLK-AD) 18ns.max ...
Page 71
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.31 Electrical Characteristics (1/3) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU MHz unless otherwise specified) Symbol VOH Output P0_0 to P0_7, ...
Page 72
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.32 Electrical Characteristics (2/3) (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C, f(CPU MHz unless otherwise specified) Symbol IIH Input high P0_0 to ...
Page 73
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.33 Electrical Characteristics (3/3) (VCC1 = VCC2 = 3.3 V, VSS = 0 V, Topr = 25°C) Symbol Parameter ICC Power Flash memory supply version current Mask ROM version NOTES single-chip mode, ...
Page 74
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Table 5.34 A/D Conversion Characteristics (VCC1 = VCC2 = AVCC = VREF = 3.0 to 3.6 V, VSS = AVSS = 0 V, Topr = -20 to 85°C, f(CPU) = 24MHz unless otherwise specified) Symbol ...
Page 75
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements ( VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified Table 5.36 External Clock Input Symbol tc External clock input cycle time ...
Page 76
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements ( VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified Table 5.41 Timer A Input (Counter Increment/Decrement Input in Event Counter Mode) ...
Page 77
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.46 A/D Trigger Input Symbol tc(AD) ADTRG input cycle time (required for ...
Page 78
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.50 External Interrupt INTi Input (Edge Sensitive) Symbol tw(INH) INTi input high ...
Page 79
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Timing Requirements (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.51 Memory Expansion Mode and Microprocessor Mode Symbol Data input access time ...
Page 80
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Switching Characteristics (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.52 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space) ...
Page 81
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Switching Characteristics (VCC1 = VCC2 = 3.0 to 3.6 V, VSS = 0 V, Topr = -20 to 85°C unless otherwise specified) Table 5.53 Memory Expansion Mode and Microprocessor Mode (when accessing external memory space ...
Page 82
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) XIN input TAiIN input TAiOUT input TAiOUT input (counter increment/ decrement select input) In event counter mode TAiIN input (count on falling edge) TAiIN input (count on rising edge) In event counter mode with two-phase ...
Page 83
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode BCLK RD (Separate bus) WR, WRL, WRH (Separate bus) RD (Multiplexed bus) WR, WRL, WRH (Multiplexed bus) RDY Input BCLK tsu(HOLD-BCLK) HOLD Input HLDA Output td(BCLK-HLDA) P0, P1, P2, ...
Page 84
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space) Read Timing (1 φ φ Bus Cycle) BCLK td(BCLK-CS) 18ns.max CSi tcyc td(BCLK-AD) 18ns.max (1) ADi BHE td(BCLK-RD) RD DBi NOTES: ...
Page 85
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) Read Timing (2 φ φ Bus Cycle) BCLK td(BCLK-ALE) 18ns.max ALE td(BCLK-CS) 18ns.max CSi td(AD-ALE) ADi /DBi ...
Page 86
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) Appendix 1. Package Dimensions JEITA Package Code RENESAS Code P-LQFP144-20x20-0.50 PLQP0144KA 108 109 144 1 Z Index mark JEITA Package Code RENESAS Code P-LQFP100-14x14-0.50 PLQP0100KB ...
Page 87
M32C/87 Group (M32C/87, M32C/87A, M32C/87B) JEITA Package Code RENESAS Code P-QFP100-14x20-0.65 PRQP0100JB 100 1 Index mark REJ03B0127-0151 Rev.1.51 Jul 31, 2008 Page Previous Code MASS[Typ.] 100P6S-A 1. ...
Page 88
REVISION HISTORY Rev. Date Page − 0.50 Dec.16, 04 − 1.00 Jul.14, 05 − − ...
Page 89
REVISION HISTORY Rev. Date Page 1.01 Aug. 29 M32C/87 Group Datasheet Description Electrical Characteristics • Table 5.22 Memory Expansion Mode and Microprocessor ...
Page 90
REVISION HISTORY Rev. Date Page 1.50 Oct 20, 2007 All 1 2 2-5 8 6-7 9, 14, 15 11,17 19-22 26 34- M32C/87 Group Datasheet Description All in this manual • Descriptions and formats unified ...
Page 91
REVISION HISTORY Rev. Date Page 50-53 50 51,69 53,71 54 54,55 56,73 58, 62-63 65-68 69- 78-79 80-83 − 1.51 Jul 31, 2008 ...
Page 92
REVISION HISTORY Rev. Date Page 46 All trademarks and registered trademarks are the property of their respective owners. IEBus is a registered trademark of NEC Electronics Corporation. M32C/87 Group Datasheet Description Special Function Registers (SFRs) • Table 4.20 A value ...
Page 93
Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained ...