IC ENCORE MCU FLASH 2K 28SOIC

 

Z8F0213SJ005EC

Manufacturer Part NumberZ8F0213SJ005EC
DescriptionIC ENCORE MCU FLASH 2K 28SOIC
ManufacturerZilog
SeriesEncore!® XP®
Z8F0213SJ005EC datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of Z8F0213SJ005EC

Core ProcessorZ8Core Size8-Bit
Speed5MHzConnectivityIrDA, UART/USART
PeripheralsBrown-out Detect/Reset, LED, POR, PWM, WDTNumber Of I /o24
Program Memory Size2KB (2K x 8)Program Memory TypeFLASH
Ram Size512 x 8Voltage - Supply (vcc/vdd)2.7 V ~ 3.6 V
Oscillator TypeInternalOperating Temperature-40°C ~ 105°C
Package / Case28-SOIC (7.5mm Width)Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
Eeprom Size-Data Converters-
Other names269-3464  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
Page 112/247

Download datasheet (4Mb)Embed
PrevNext
Transmitter Interrupts
The transmitter generates a single interrupt when the Transmit Data Register Empty bit
(TDRE) is set to 1. This indicates that the transmitter is ready to accept new data for
transmission. The TDRE interrupt occurs after the Transmit shift register has shifted the
first bit of data out. The Transmit Data register can now be written with the next character
to send. This action provides 7 bit periods of latency to load the Transmit Data register
before the Transmit shift register completes shifting the current character. Writing to the
UART Transmit Data register clears the
Receiver Interrupts
The receiver generates an interrupt when any of the following occurs:
•
A data byte is received and is available in the UART Receive Data register. This interrupt
can be disabled independently of the other receiver interrupt sources. The received data in-
terrupt occurs after the receive character has been received and placed in the Receive Data
register. To avoid an overrun error, software must respond to this received data available
condition before the next character is completely received.
In MULTIPROCESSOR mode (MPEN = 1), the receive data interrupts are dependent on
Note:
the multiprocessor configuration and the most recent address byte.
•
A break is received
•
An overrun is detected
•
A data framing error is detected
UART Overrun Errors
When an overrun error condition occurs the UART prevents overwriting of the valid data
currently in the Receive Data register. The Break Detect and Overrun status bits are not
displayed until after the valid data has been read.
After the valid data has been read, the UART Status 0 register is updated to indicate the
overrun condition (and Break Detect, if applicable). The RDA bit is set to 1 to indicate that
the Receive Data register contains a data byte. However, because the overrun error
occurred, this byte cannot contain valid data and must be ignored. The
if the overrun was caused by a break condition on the line. After reading the status byte
indicating an overrun error, the Receive Data register must be read again to clear the error
bits is the UART Status 0 register. Updates to the Receive Data register occur only when
the next data word is received.
UART Data and Error Handling Procedure
Figure 15
displays the recommended procedure for use in UART receiver interrupt
service routines.
PS024314-0308
®
Z8 Encore! XP
Product Specification
bit to 0.
TDRE
BRKD
Universal Asynchronous Receiver/Transmitter
F0823 Series
102
bit indicates

Related parts for Z8F0213SJ005EC

Part Number DescriptionManufacturer Datasheet
Z8F0213SJ005SC  Z8F0213SJ005SC IC ENCORE MCU FLASH 2K 28SOIC Zilog
Z8F0213SJ005SG  Z8F0213SJ005SG IC ENCORE MCU FLASH 2K 28SOIC Zilog
Z8F0213SJ005EG  Z8F0213SJ005EG IC ENCORE MCU FLASH 2K 28SOIC Zilog
Z8F0213SB005SG  Z8F0213SB005SG IC ENCORE MCU FLASH 2K 8SOIC Zilog
Z8F0213SB005EG  Z8F0213SB005EG IC ENCORE MCU FLASH 2K 8SOIC Zilog
Z8F0213SH005SC  Z8F0213SH005SC IC ENCORE MCU FLASH 2K 20SOIC Zilog
Z8F0213SH005EC  Z8F0213SH005EC IC ENCORE MCU FLASH 2K 20SOIC Zilog
  Z8F0213SB005SC IC ENCORE MCU FLASH 2K 8SOIC Zilog
  Z8F0213SB005EC IC ENCORE MCU FLASH 2K 8SOIC Zilog
Z8F0213SH005SG  Z8F0213SH005SG IC ENCORE MCU FLASH 2K 20SOIC Zilog
Z8F0213SH005EG  Z8F0213SH005EG IC ENCORE MCU FLASH 2K 20SOIC Zilog
Z8F021AQB020SG  Z8F021AQB020SG IC ENCORE XP MCU FLASH 2K 8-QFN Zilog
Z8F021AQB020EG  Z8F021AQB020EG IC ENCORE XP MCU FLASH 2K 8-QFN Zilog
Z8F021APB020SG  Z8F021APB020SG IC ENCORE XP MCU FLASH 2K 8DIP Zilog
Z8F021ASB020SG  Z8F021ASB020SG IC ENCORE XP MCU FLASH 2K 8SOIC Zilog