MC908LJ24CPKE Freescale Semiconductor, MC908LJ24CPKE Datasheet - Page 157

IC MCU 8BIT 24K FLASH 80-LQFP

MC908LJ24CPKE

Manufacturer Part Number
MC908LJ24CPKE
Description
IC MCU 8BIT 24K FLASH 80-LQFP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC908LJ24CPKE

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, IRSCI, SPI
Peripherals
LCD, LVD, POR, PWM
Number Of I /o
48
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 6x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC908LJ24CPKE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
9.7 Low-Power Modes
9.7.1 Wait Mode
MC68HC908LJ24/LK24 — Rev. 2.1
Freescale Semiconductor
Executing the WAIT or STOP instruction puts the MCU in a low power-
consumption mode for standby situations. The SIM holds the CPU in a
non-clocked state. The operation of each of these modes is described in
the following subsections. Both STOP and WAIT clear the interrupt mask
(I) in the condition code register, allowing interrupts to occur.
In wait mode, the CPU clocks are inactive while the peripheral clocks
continue to run.
A module that is active during wait mode can wake up the CPU with an
interrupt if the interrupt is enabled. Stacking for the interrupt begins one
cycle after the WAIT instruction during which the interrupt occurred. In
wait mode, the CPU clocks are inactive. Refer to the wait mode
subsection of each module to see if the module is active or inactive in
wait mode. Some modules can be programmed to be active in wait
mode.
Wait mode also can be exited by a reset or break. A break interrupt
during wait mode sets the SIM break stop/wait bit, SBSW, in the SIM
break status register (SBSR). If the COP disable bit, COPD, in the mask
option register is logic 0, then the computer operating properly module
(COP) is enabled and remains active in wait mode.
Figure 9-16
R/W
IDB
IAB
NOTE: Previous data can be operand data or the WAIT opcode, depending on the
System Integration Module (SIM)
last instruction.
WAIT ADDR
and
Figure 9-15. Wait Mode Entry Timing
Figure 9-15
PREVIOUS DATA
Figure 9-17
WAIT ADDR + 1
shows the timing for wait mode entry.
show the timing for WAIT recovery.
NEXT OPCODE
SAME
System Integration Module (SIM)
SAME
Low-Power Modes
SAME
SAME
Data Sheet
157

Related parts for MC908LJ24CPKE