HD6417041AVF16V Renesas Electronics America, HD6417041AVF16V Datasheet - Page 472

IC SUPERH MCU ROMLESS 144QFP

HD6417041AVF16V

Manufacturer Part Number
HD6417041AVF16V
Description
IC SUPERH MCU ROMLESS 144QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7040r
Datasheets

Specifications of HD6417041AVF16V

Core Processor
SH-2
Core Size
32-Bit
Speed
28.7MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
98
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417041AVF16V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 7 Pipeline Operation
Double-Length Multiply/Accumulate Instruction (SH-2 CPU, SH-DSP): Includes the
following instruction type:
MAC.L
@Rm+, @Rn+ (SH-2 CPU only)
: Slot
MAC.L
IF
ID
EX
MA
MA mm
mm
mm
mm
EX MA WB
Next instruction
IF
ID
Third instruction
IF
ID
EX
MA WB
......
Figure 7.43 Multiply/Accumulate Instruction Pipeline
Operation: The pipeline has nine stages: IF, ID, EX, MA, MA, mm, mm, mm, and mm (figure
7.43). The second MA reads the memory and accesses the multiplier. The mm indicates that the
multiplier is operating. The mm operates for four cycles after the final MA ends, regardless of a
slot. The ID of the instruction after the MAC.L instruction is stalled for one slot. The two MAs of
the MAC.L instruction, when they contend with IF, split the slots as described in Section 7.4,
Contention Between Instruction Fetch (IF) and Memory Access (MA).
When an instruction that does not use the multiplier follows the MAC.L instruction, the MAC.L
instruction may be considered to be five-stage pipeline instructions of IF, ID, EX, MA, and MA.
In such cases, the ID of the next instruction simply stalls one slot and thereafter the pipeline
operates normally. When an instruction that uses the multiplier comes after the MAC.L
instruction, contention occurs with the multiplier, so operation is not as normal. This occurs in the
following cases:
1. When a MAC.L instruction is located immediately after another MAC.L instruction
2. When a MAC.W instruction is located immediately after a MAC.L instruction
3. When a DMULS.L instruction is located immediately after a MAC.L instruction
4. When a MULS.W instruction is located immediately after a MAC.L instruction
5. When an STS (register) instruction is located immediately after a MAC.L instruction
6. When an STS.L (memory) instruction is located immediately after a MAC.L instruction
7. When an LDS (register) instruction is located immediately after a MAC.L instruction
8. When an LDS.L (memory) instruction is located immediately after a MAC.L instruction
Rev. 5.00 Jun 30, 2004 page 456 of 512
REJ09B0171-0500O

Related parts for HD6417041AVF16V