HD6417041AVF16V Renesas Electronics America, HD6417041AVF16V Datasheet - Page 74

IC SUPERH MCU ROMLESS 144QFP

HD6417041AVF16V

Manufacturer Part Number
HD6417041AVF16V
Description
IC SUPERH MCU ROMLESS 144QFP
Manufacturer
Renesas Electronics America
Series
SuperH® SH7040r
Datasheets

Specifications of HD6417041AVF16V

Core Processor
SH-2
Core Size
32-Bit
Speed
28.7MHz
Connectivity
EBI/EMI, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
98
Program Memory Type
ROMless
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417041AVF16V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 4 Instruction Features
When the S bit of the SR register is set to 1, the overflow prevention function (saturation
operation) is engaged. The overflow prevention function can be specified for ALU integer
arithmetic operations executed by the DSP unit. When the operation result overflows, the
maximum (positive) or minimum (negative) value is stored.
4.9
4.9.1
ALU logical operations are performed between registers. The source and destination operands are
selected independently from the DSP register. These operations use only the top word of the
respective operands. The bottom word of the source operand and the guard bits are ignored and the
bottom word of the destination operand and guard bits are cleared with zeros. These operations are
executed in the DSP stage (the last stage) of the pipeline.
Whenever an ALU arithmetic operation is executed, the DSR register’s DC, N, Z, V, and GT bits
are basically updated by the operation result. For conditional instructions, condition bits and flags
are not updated even when the specified condition is achieved and the instruction executed. For
unconditional instructions, the bits are always updated according to the operation result. The DC
bit is updated as specified in the CS bits. Figure 4.12 shows the ALU logical operation flowchart.
Rev. 5.00 Jun 30, 2004 page 58 of 512
REJ09B0171-0500O
Guard bits
ALU Logical Operations
Function
31
Source 1
Figure 4.12 ALU Logical Operation Flowchart
Guard bits
Destination
31
0
Guard bits
ALU
31
Source 2
0
GT
Z
DSR
N
0
V
: Ignored
: Cleared to 0
DC

Related parts for HD6417041AVF16V