ATMEGA32U4-AUR Atmel, ATMEGA32U4-AUR Datasheet - Page 361

• Manufacturer Part Number: ATMEGA32U4-AUR
• Description: MCU AVR 16K FLASH 16MHZ 44TQFP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA32U4-AUR

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: I²C, SPI, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 26
• Program Memory Size: 32KB (16K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 1K x 8
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 12x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 44-TQFP, 44-VQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

28.8
28.8.1
7766F–AVR–11/10
Serial Programming Pin Mapping
Serial Programming Algorithm
Table 28-14. Pin Mapping Serial Programming
Figure 28-10. Serial Programming and Verify
Notes:
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low: > 2 CPU clock cycles for f
High: > 2 CPU clock cycles for f
When writing serial data to the ATmega16U4/ATmega32U4, data is clocked on the rising edge
of SCK.
When reading data from the ATmega16U4/ATmega32U4, data is clocked on the falling edge of
SCK. See
To program and verify the ATmega16U4/ATmega32U4 in the serial programming mode, the fol-
lowing sequence is recommended (See four byte instruction formats in
Symbol
PDO
SCK
PDI
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the
2. V
Figure 28-11
XTAL1 pin.
CC
- 0.3V < AVCC < V
(TQFP-64)
for timing details.
Pins
PB2
PB3
PB1
PDO
SCK
PDI
ck
ck
CC
< 12 MHz, 3 CPU clock cycles for f
< 12 MHz, 3 CPU clock cycles for f
+ 0.3V, however, AVCC should always be within 1.8 - 5.5V
XTAL1
RESET
GND
I/O
O
I
I
(1)
AVCC
VCC
Serial Data out
Serial Data in
Description
Serial Clock
+1.8 - 5.5V
+1.8 - 5.5V
ATmega16/32U4
(2)
ck
ck
>= 12 MHz
>= 12 MHz
Table
28-16):
361