IC MCU AVR 16K 20MHZ 40PDIP

ATMEGA164A-PU

Manufacturer Part NumberATMEGA164A-PU
DescriptionIC MCU AVR 16K 20MHZ 40PDIP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA164A-PU datasheets
 

Specifications of ATMEGA164A-PU

Core ProcessorAVRCore Size8-Bit
Speed20MHzConnectivityI²C, SPI, UART/USART
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber Of I /o32
Program Memory Size16KB (8K x 16)Program Memory TypeFLASH
Eeprom Size512 x 8Ram Size1K x 8
Voltage - Supply (vcc/vdd)1.8 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case40-DIP (0.600", 15.24mm)Controller Family/seriesAtmega
No. Of I/o's32Eeprom Memory Size512Byte
Ram Memory Size1KBCpu Speed20MHz
Rohs CompliantYesLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
Page 85/581

Download datasheet (27Mb)Embed
PrevNext
164A/164PA/324A/324PA/644A/644PA/1284/1284P
• T0/XCK0/PCINT8, Bit 0
T0, Timer/Counter0 counter source.
XCK0, USART0 External clock. The Data Direction Register (DDB0) controls whether the clock
is output (DDD0 set “one”) or input (DDD0 cleared). The XCK0 pin is active only when the
USART0 operates in Synchronous mode.
PCINT8, Pin Change Interrupt source 8: The PB0 pin can serve as an external interrupt source.
Table 13-7
shown in
MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT. .
Table 13-7.
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
Table 13-8.
Signal
Name
PUOE
PUOV
DDOE
DDOV
PVOE
PVOV
DIEOE
DIEOV
DI
AIO
8272A–AVR–01/10
and
Table 13-8
relate the alternate functions of Port B to the overriding signals
Figure 13-5 on page
79. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the
Overriding Signals for Alternate Functions in PB7:PB4
PB7/SCK/
PB6/MISO/
PCINT15
PCINT14
SPE • MSTR
SPE • MSTR
PORTB7 • PUD
PORTB14 • PUD
SPE • MSTR
SPE • MSTR
0
0
SPE • MSTR
SPE • MSTR
SPI SLAVE
SCK OUTPUT
OUTPUT
PCINT15 • PCIE1
PCINT14 • PCIE1
1
1
SCK INPUT
SPI MSTR INPUT
PCINT17 INPUT
PCINT14 INPUT
Overriding Signals for Alternate Functions in PB3:PB0
PB3/AIN1/OC0B/
PB2/AIN0/INT2/
PCINT11
PCINT10
0
0
0
0
0
0
0
0
OC0B ENABLE
0
OC0B
0
INT2 ENABLE
PCINT11 • PCIE1
PCINT10 • PCIE1
1
1
INT2 INPUT
PCINT11 INPUT
PCINT10 INPUT
AIN1 INPUT
AIN0 INPUT
PB5/MOSI/
PB4/SS/OC0B/
PCINT13
PCINT12
SPE • MSTR
SPE • MSTR
PORTB13 • PUD
PORTB12 • PUD
SPE • MSTR
SPE • MSTR
0
0
SPE • MSTR
OC0A ENABLE
SPI MSTR OUTPUT
OC0A
PCINT13 • PCIE1
PCINT12 • PCIE1
1
1
SPI SLAVE INPUT
SPI SS
PCINT13 INPUT
PCINT12 INPUT
PB1/T1/CLKO/PCIN
PB0/T0/XCK/
T9
PCINT8
0
0
0
0
CKOUT
0
CKOUT
0
CKOUT
0
CLK I/O
0
PCINT9 • PCIE1
PCINT8 • PCIE1
1
1
T1 INPUT
T0 INPUT
PCINT9 INPUT
PCINT8 INPUT
85