ATMEGA3290PV-10AUR Atmel, ATMEGA3290PV-10AUR Datasheet

Page 1

... Features • High Performance, Low Power Atmel • Advanced RISC Architecture – 130 Powerful Instructions – Most Single Clock Cycle Execution – General Purpose Working Registers – Fully Static Operation – 20MIPS Throughput at 20MHz – On-Chip 2-cycle Multiplier • High Endurance Non-volatile Memory segments – ...

Page 2

Pin Configurations Figure 1-1. MLF/ Pinout ATmega329P LCDCAP 1 (RXD/PCINT0) PE0 2 (TXD/PCINT1) PE1 3 (XCK/AIN0/PCINT2) PE2 4 (AIN1/PCINT3) PE3 5 (USCK/SCL/PCINT4) PE4 6 (DI/SDA/PCINT5) PE5 7 (DO/PCINT6) PE6 8 (CLKO/PCINT7) PE7 9 (SS/PCINT8) PB0 10 (SCK/PCINT9) PB1 11 ...

Page 3

Figure 1-2. TQFP / Pinout ATmega3290P 1 LCDCAP 2 (RXD/PCINT0) PE0 (TXD/PCINT1) PE1 3 4 (XCK/AIN0/PCINT2) PE2 5 (AIN1/PCINT3) PE3 (USCK/SCL/PCINT4) PE4 6 7 (DI/SDA/PCINT5) PE5 8 (DO/PCINT6) PE6 (CLKO/PCINT7) PE7 9 10 VCC 11 GND 12 DNC 13 (PCINT24/SEG35) ...

Page 4

... PROGRAMMING LOGIC USART DATA REGISTER PORTE The Atmel All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two inde- pendent registers to be accessed in one single instruction executed in one clock cycle. The 8021GS–AVR–03/11 PF0 - PF7 PA0 - PA7 ...

Page 5

... Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega329P/3290P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded con- trol applications ...

Page 6

Pin Descriptions The following section describes the I/O-pin special functions. 2.3 Digital supply voltage. 2.3.2 GND Ground. 2.3.3 Port A (PA7...PA0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). ...

Page 7

Port E (PE7...PE0) Port 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E ...

Page 8

RESET Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Characteristics” on page 2.3.13 XTAL1 ...

Page 9

... Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: 4. Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. ...

Page 10

Register Summary Note: Address Name Bit 7 LCDDR19 SEG339 (0xFF) LCDDR18 SEG331 (0xFE) LCDDR17 SEG323 (0xFD) LCDDR16 SEG315 (0xFC) LCDDR15 SEG307 (0xFB) LCDDR14 SEG239 (0xFA) LCDDR13 SEG231 (0xF9) LCDDR12 SEG223 (0xF8) LCDDR11 SEG215 (0xF7) LCDDR10 SEG207 (0xF6) LCDDR09 SEG139 ...

Page 11

Address Name Bit 7 UBRR0L (0xC4) Reserved - (0xC3) UCSR0C - (0xC2) UCSR0B RXCIE0 (0xC1) UCSR0A RXC0 (0xC0) Reserved - (0xBF) Reserved - (0xBE) Reserved - (0xBD) Reserved - (0xBC) Reserved - (0xBB) USIDR (0xBA) USISR USISIF (0xB9) USICR USISIE ...

Page 12

Address Name Bit 7 TCNT1H (0x85) TCNT1L (0x84) Reserved - (0x83) TCCR1C FOC1A (0x82) TCCR1B ICNC1 (0x81) TCCR1A COM1A1 (0x80) DIDR1 - (0x7F) DIDR0 ADC7D (0x7E) Reserved - (0x7D) ADMUX REFS1 (0x7C) ADCSRB - (0x7B) ADCSRA ADEN (0x7A) ADCH (0x79) ...

Page 13

Address Name Bit 7 TCNT0 0x26 (0x46) Reserved - 0x25 (0x45) TCCR0A FOC0A 0x24 (0x44) GTCCR TSM 0x23 (0x43) EEARH - 0x22 (0x42) EEARL 0x21 (0x41) EEDR 0x20 (0x40) EECR - 0x1F (0x3F) GPIOR0 0x1E (0x3E) EIMSK PCIE 0x1D (0x3D) ...

Page 14

Instruction Set Summary Mnemonics Operands ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers ADC Rd, Rr Add with Carry two Registers ADIW Rdl,K Add Immediate to Word SUB Rd, Rr Subtract two Registers SUBI Rd, K Subtract ...

Page 15

Mnemonics Operands BRVC k Branch if Overflow Flag is Cleared BRIE k Branch if Interrupt Enabled BRID k Branch if Interrupt Disabled BIT AND BIT-TEST INSTRUCTIONS SBI P,b Set Bit in I/O Register CBI P,b Clear Bit in I/O Register ...

Page 16

Mnemonics Operands PUSH Rr Push Register on Stack POP Rd Pop Register from Stack MCU CONTROL INSTRUCTIONS NOP No Operation SLEEP Sleep WDR Watchdog Reset BREAK Break 8021GS–AVR–03/11 Description STACK ← ← STACK (see specific descr. for Sleep ...

Page 17

... Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities. 2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green. ...

Page 18

... Figure 28-2 on page 334 CC 4. Tape & Reel 5. See Appendix A ATmega169PA/329P/3290P 105°C 100A 100-lead 1.0 mm, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) 8021GS–AVR–03/11 (2) Ordering Code ATmega3290PV-10AU (4) ATmega3290PV-10AUR ATmega3290P-20AU (4) ATmega3290P-20AUR ATmega3290P-AN 64A (4) ATmega3290P-ANR 64A ATmega3290P-MN 64M1 ...

Page 19

Packaging Information 9.1 64A PIN 0°~7° Notes: 1.This package conforms to JEDEC reference MS-026, Variation AEB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and ...

Page 20

Marked Pin TOP VIEW BOTTOM VIEW Notes: 1. JEDEC Standard MO-220, (SAW Singulation) Fig. 1, VMMD. 2. Dimension and tolerance conform to ASMEY14.5M-1994. 2325 Orchard Parkway San Jose, CA 95131 R ...

Page 21

PIN 0°~7° L Notes: 1. This package conforms to JEDEC reference MS-026, Variation AED. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 ...

Page 22

Errata 10.1 ATmega329P rev. A • Interrupts may be lost when writing the timer registers in the asynchronous timer • Using BOD disable will make the chip reset 1. Interrupts may be lost when writing the timer registers in ...

Page 23

ATmega3290P rev. A • Interrupts may be lost when writing the timer registers in the asynchronous timer • Using BOD disable will make the chip reset 1. Interrupts may be lost when writing the timer registers in the asynchronous ...

Page 24

... Updated text in Section 8.5 ”Low-frequency Crystal Oscillator” on page Added Table 8-6 on page 30, Capacitance for Low-frequency Oscillator. Updated the document with Atmel new style guide included “Atmel blue logo”. Updated Figure 29-11 on page 356 Added Typical chara for ”ATmega329P” on page ” ...

Page 25

Rev.8021D – 06/ 11.5 Rev.8021C – 08/07 1. 11.6 Rev.8021B – 08/ 11.7 Rev.8021A – 12/06 1. 8021GS–AVR–03/11 Added ”Data Retention” on page 9. Updated description of ”Stack ...

Page 26

... Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT ...