AT89C51RD2-SLSUM Atmel, AT89C51RD2-SLSUM Datasheet - Page 81

IC 8051 MCU FLASH 64K 44PLCC

AT89C51RD2-SLSUM

Manufacturer Part Number
AT89C51RD2-SLSUM
Description
IC 8051 MCU FLASH 64K 44PLCC
Manufacturer
Atmel
Series
89Cr
Datasheet

Specifications of AT89C51RD2-SLSUM

Core Processor
8051
Core Size
8-Bit
Speed
60MHz
Connectivity
SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
34
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
44-PLCC
Processor Series
AT89x
Core
8051
Data Bus Width
8 bit
Data Ram Size
2 KB
Interface Type
UART, SPI
Maximum Clock Frequency
60 MHz
Number Of Programmable I/os
32
Number Of Timers
3
Operating Supply Voltage
2.7 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
PK51, CA51, A51, ULINK2
Minimum Operating Temperature
- 40 C
Package
44PLCC
Device Core
80C51
Family Name
89C
Maximum Speed
40 MHz
For Use With
AT89OCD-01 - USB EMULATOR FOR AT8XC51 MCUAT89STK-11 - KIT STARTER FOR AT89C51RX2
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51RD2-SLSUM
Manufacturer:
ATMEL
Quantity:
185 248
Part Number:
AT89C51RD2-SLSUM
Manufacturer:
CMD
Quantity:
1 993
Part Number:
AT89C51RD2-SLSUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RD2-SLSUM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
AT89C51RD2-SLSUM
Manufacturer:
ATMEL
Quantity:
7 643
18.3
18.3.1
18.3.2
Figure 18-1. Power-Down Exit Waveform Using INT1:0#
4235K–8051–05/08
Power-Down Mode
Entering Power-Down Mode
Exiting Power-Down Mode
INT1:0#
OSC
The Power-Down mode places the AT89C51RD2/ED2 in a very low power state. Power-Down
mode stops the oscillator, freezes all clock at known states. The CPU status prior to entering
Power-Down mode is preserved, i.e., the program counter, program status word register retain
their data for the duration of Power-Down mode. In addition, the
served. The status of the Port pins during Power-Down mode is detailed in Table 18-1.
Note:
To enter Power-Down mode, set PD bit in PCON register. The AT89C51RD2/ED2 enters the
Power-Down mode upon execution of the instruction that sets PD bit. The instruction that sets
PD bit is the last instruction executed.
Note:
There are three ways to exit the Power-Down mode:
Note:
Note:
Active phase
1. Generate an enabled external interrupt.
2. Generate a reset.
– The AT89C51RD2/ED2 provides capability to exit from Power-Down using INT0#,
– A logic high on the RST pin clears PD bit in PCON register directly and
INT1#.
Hardware clears PD bit in PCON register which starts the oscillator and restores the
clocks to the CPU and peripherals. Using INTx# input, execution resumes when the
input is released (see Figure 18-1). Execution resumes with the interrupt service
routine. Upon completion of the interrupt service routine, program execution
resumes with the instruction immediately following the instruction that activated
Power-Down mode.
asynchronously. This starts the oscillator and restores the clock to the CPU and
peripherals. Program execution momentarily resumes with the instruction
immediately following the instruction that activated Power-Down mode and may
VCC may be reduced to as low as V
pation. Take care, however, that VDD is not reduced until Power-Down mode is invoked.
If VCC was reduced during the Power-Down mode, do not exit Power-Down mode until VCC is
restored to the normal operating level.
The external interrupt used to exit Power-Down mode must be configured as level sensitive
(INT0# and INT1#) and must be assigned the highest priority. In addition, the duration of the inter-
rupt must be long enough to allow the oscillator to stabilize. The execution will only resume when
the interrupt is deasserted.
Exit from power-down by external interrupt does not affect the
Power-down phase
Oscillator restart phase
RET
during Power-Down mode to further reduce power dissi-
AT89C51RD2/ED2
SFRs
SFR
Active phase
and RAM contents are pre-
nor the internal RAM content.
81

Related parts for AT89C51RD2-SLSUM