LPC2468FET208,551 NXP Semiconductors, LPC2468FET208,551 Datasheet - Page 443

IC ARM7 MCU FLASH 512K 208TFBGA

LPC2468FET208,551

Manufacturer Part Number
LPC2468FET208,551
Description
IC ARM7 MCU FLASH 512K 208TFBGA
Manufacturer
NXP Semiconductors
Series
LPC2400r
Datasheets

Specifications of LPC2468FET208,551

Program Memory Type
FLASH
Program Memory Size
512KB (512K x 8)
Package / Case
208-TFBGA
Core Processor
ARM7
Core Size
16/32-Bit
Speed
72MHz
Connectivity
CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
160
Ram Size
98K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 8x10b; D/A 1x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
LPC24
Core
ARM7TDMI-S
Data Bus Width
16 bit, 32 bit
Data Ram Size
98 KB
Interface Type
CAN/I2S/ISP/SSP/UART/USB
Maximum Clock Frequency
72 MHz
Number Of Programmable I/os
160
Number Of Timers
6
Operating Supply Voltage
3.3 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2, IRD-LPC2468-DEV, SAB-TFBGA208, KSK-LPC2468-PL
Development Tools By Supplier
OM10100
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
On-chip Dac
1-ch x 10-bit
Package
208TFBGA
Device Core
ARM7TDMI-S
Family Name
LPC2000
Maximum Speed
72 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
622-1025 - KIT DEV IND REF DESIGN LPC2468622-1024 - BOARD SCKT ADAPTER FOR TFBGA208568-4358 - DISPLAY QVGA TFT FOR OM10100568-4309 - BOARD EXTENSION LPCSTICK568-4308 - EVAL LPC-STICK WITH LPC2468MCB2400U - BOARD EVAL MCB2400 + ULINK2MCB2400 - BOARD EVAL FOR NXP LPC246X SER622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-4262
935283234551
LPC2468FET208-S

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC2468FET208,551
Manufacturer:
NXP
Quantity:
6 174
Part Number:
LPC2468FET208,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
1. Basic configuration
2. Features
UM10237_4
User manual
The UART1 peripheral is configured using the following registers:
1. Power: In the PCONP register
2. Peripheral clock: In the PCLK_SEL0 register
3. Baud rate: In register U1LCR
4. UART FIFO: Use bit FIFO enable (bit 0) in register U0FCR
5. Pins: Select UART pins and pin modes in registers PINSELn and PINMODEn (see
6. Interrupts: To enable UART interrupts set bit DLAB =0 in register U1LCR
UM10237
Chapter 17: LPC24XX UART1
Rev. 04 — 26 August 2009
Remark: On reset, UART1 is enabled (PCUART1 = 1).
to registers DLL
Also, if needed, set the fractional baud rate in the fractional divider register
(Table
FIFO.
Section
Remark: UART receive pins should not have pull-down resistors enabled.
(Table
in the VIC using the VICIntEnable register
UART1 is identical to UART0/2/3, with the addition of a modem interface.
16 byte Receive and Transmit FIFOs.
Register locations conform to ‘550 industry standard.
Receiver FIFO trigger points at 1, 4, 8, and 14 bytes.
Built-in baud rate generator.
Standard modem interface signals included (CTS, DCD, DTS, DTR, RI, RTS).
LPC2400 UART1 allows for implementation of either software or hardware flow
control.
17–412).
17–405). This enables access to U1IER
9–5).
(Table
Rev. 04 — 26 August 2009
17–399) and DLM
(Table
(Table
17–405), set bit DLAB =1. This enables access
4–63), set bits PCUART1.
(Table
(Table
(Table
(Table
17–400) for setting the baud rate.
7–106).
4–56), select PCLK_UART1.
17–401). Interrupts are enabled
(Table
17–404) to enable
© NXP B.V. 2009. All rights reserved.
User manual
443 of 792

Related parts for LPC2468FET208,551