LPC2468FET208,551 NXP Semiconductors, LPC2468FET208,551 Datasheet - Page 514

• Manufacturer Part Number: LPC2468FET208,551
• Description: IC ARM7 MCU FLASH 512K 208TFBGA
• Manufacturer: NXP Semiconductors
• Series: LPC2400r

Specifications of LPC2468FET208,551

• Program Memory Type: FLASH
• Program Memory Size: 512KB (512K x 8)
• Package / Case: 208-TFBGA
• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 72MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
• Number Of I /o: 160
• Ram Size: 98K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Processor Series: LPC24
• Core: ARM7TDMI-S
• Data Bus Width: 16 bit, 32 bit
• Data Ram Size: 98 KB
• Interface Type: CAN/I2S/ISP/SSP/UART/USB
• Maximum Clock Frequency: 72 MHz
• Number Of Programmable I/os: 160
• Number Of Timers: 6
• Operating Supply Voltage: 3.3 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2, IRD-LPC2468-DEV, SAB-TFBGA208, KSK-LPC2468-PL
• Development Tools By Supplier: OM10100
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8-ch x 10-bit
• On-chip Dac: 1-ch x 10-bit
• Package: 208TFBGA
• Device Core: ARM7TDMI-S
• Family Name: LPC2000
• Maximum Speed: 72 MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 622-1025 - KIT DEV IND REF DESIGN LPC2468622-1024 - BOARD SCKT ADAPTER FOR TFBGA208568-4358 - DISPLAY QVGA TFT FOR OM10100568-4309 - BOARD EXTENSION LPCSTICK568-4308 - EVAL LPC-STICK WITH LPC2468MCB2400U - BOARD EVAL MCB2400 + ULINK2MCB2400 - BOARD EVAL FOR NXP LPC246X SER622-1005 - USB IN-CIRCUIT PROG ARM7 LPC2K
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 568-4262; 935283234551; LPC2468FET208-S

NXP Semiconductors
UM10237_4
User manual
semaphore
Fig 86. Message lost
MsgLostx
IntPndx
look-up
access
table
bits
17.3.2 Scenario 2: Message lost
write
SEM
ID,
01
In this scenario a first FullCAN Message is stored and read out by Software (1
write and read). In a second course a second message is stored (2
read out before a third message gets stored (3
of that Object (IntPndx) is already asserted, the Message Lost Signal gets asserted.
write
1st Object
Fig 85. Normal case, no messages lost
D1
write
semaphore
write
MsgLostx
D2
IntPndx
look-up
access
table
bits
SEM
write
11
SEM
read
ID, SEM
Write
clear
SEM
Rev. 04 — 26 August 2009
00
01
1st Object
write
read
D1
read
D1
write
D2
read
D2
write
SEM
11
SEM
read
Chapter 18: LPC24XX CAN controllers CAN1/2
write
SEM
ID,
01
rd
2nd Object
write
D1
Object write). Since the FullCAN Interrupt
write
write
SEM
read
D2
write
SEM
clear
SEM
11
00
read
D1
nd
message
handler
access
Object write) but not
SEM
write
read
UM10237
ID,
D2
© NXP B.V. 2009. All rights reserved.
message
handler
access
write
SEM
3rd Object
read
D1
write
processor
access
write
st
D2
ARM
Object
processor
514 of 792
access
write
SEM
ARM
11