IC ENCORE MCU FLASH 2K 28SOIC

 

Z8F0213SJ005EG

Manufacturer Part NumberZ8F0213SJ005EG
DescriptionIC ENCORE MCU FLASH 2K 28SOIC
ManufacturerZilog
SeriesEncore!® XP®
Z8F0213SJ005EG datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of Z8F0213SJ005EG

Core ProcessorZ8Core Size8-Bit
Speed5MHzConnectivityIrDA, UART/USART
PeripheralsBrown-out Detect/Reset, LED, POR, PWM, WDTNumber Of I /o24
Program Memory Size2KB (2K x 8)Program Memory TypeFLASH
Ram Size512 x 8Voltage - Supply (vcc/vdd)2.7 V ~ 3.6 V
Oscillator TypeInternalOperating Temperature-40°C ~ 105°C
Package / Case28-SOIC (7.5mm Width)Lead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Data Converters-
Other names269-4054
Z8F0213SJ005EG
  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
Page 104/247

Download datasheet (4Mb)Embed
PrevNext
Parity Checker
RXD
Receive Shifter
Receive Data
Register
System Bus
Transmit Data
Register
Transmit Shift
TXD
Register
Parity Generator
CTS
DE
Operation
Data Format
The UART always transmits and receives data in an 8-bit data format, least-significant bit
(lsb) first. An even or odd parity bit can be added to the data stream. Each character begins
with an active Low Start bit and ends with either 1 or 2 active High Stop bits.
and
Figure 12
display the asynchronous data format employed by the UART without par-
ity and with parity, respectively.
PS024314-0308
Receiver Control
with Address Compare
Control Registers
Status Register
Transmitter Control
Figure 10. UART Block Diagram
Universal Asynchronous Receiver/Transmitter
®
Z8 Encore! XP
F0823 Series
Product Specification
Baud Rate
Generator
Figure 11
94