IC MCU 8BIT W/ADC 20-PDIP

ST62T20CB3

Manufacturer Part NumberST62T20CB3
DescriptionIC MCU 8BIT W/ADC 20-PDIP
ManufacturerSTMicroelectronics
SeriesST6
ST62T20CB3 datasheet
 

Specifications of ST62T20CB3

Core ProcessorST6Core Size8-Bit
Speed8MHzPeripheralsLVD, POR, WDT
Number Of I /o12Program Memory Size4KB (4K x 8)
Program Memory TypeOTPRam Size64 x 8
Voltage - Supply (vcc/vdd)3 V ~ 6 VData ConvertersA/D 8x8b
Oscillator TypeInternalOperating Temperature-40°C ~ 125°C
Package / Case20-DIP (0.300", 7.62mm)Processor SeriesST62T2x
CoreST6Data Bus Width8 bit
Data Ram Size64 BMaximum Clock Frequency8 MHz
Number Of Programmable I/os12Number Of Timers1
Maximum Operating Temperature+ 125 CMounting StyleThrough Hole
Development Tools By SupplierST622XC-KIT/110, ST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-IIMinimum Operating Temperature- 40 C
On-chip Adc8 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Connectivity-
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
Page 1/104

Download datasheet (2Mb)Embed
Next
Memories
– 1K, 2K or 4K bytes Program memory (OTP,
EPROM, FASTROM or ROM) with read-out
protection
– 64 bytes RAM
Clock, Reset and Supply Management
– Enhanced reset system
– Low Voltage Detector (LVD) for Safe Reset
– Clock sources: crystal/ceramic resonator or
RC network, external clock, backup oscillator
(LFAO)
– Oscillator Safeguard (OSG)
– 2 Power Saving Modes: Wait and Stop
Interrupt Management
– 4 interrupt vectors plus NMI and RESET
– 12 external interrupt lines (on 2 vectors)
12 I/O Ports
– 12 multifunctional bidirectional I/O lines
– 8 alternate function lines
– 4 high sink outputs (20mA)
2 Timers
– Configurable watchdog timer
– 8-bit timer/counter with a 7-bit prescaler
Analog Peripheral
– 8-bit ADC with 4 or 8 input channels (except
on ST6208C)
Device Summary
Features
ST6208C
Program memory
- bytes
RAM - bytes
Operating Supply
Analog Inputs
-
Clock Frequency
Operating
Temperature
Packages
January 2009
8-bit MCUs with A/D converter,
two timers, oscillator safeguard & safe reset
(See
Instruction Set
– 8-bit data manipulation
– 40 basic instructions
– 9 addressing modes
– Bit manipulation
Development Tools
– Full hardware/software development package
ST6209C
1K
64
3.0V to 6V
4
8MHz Max
-40°C to +125°C
PDIP20/SO20/SSOP20
Rev 4
ST6208C ST6209C
ST6210C ST6220C
PDIP20
SO20
SSOP20
CDIP20W
Section 11.5
for Ordering Information)
ST6210C
ST6220C
2K
4K
8
1/104
1

ST62T20CB3 Summary of contents

  • Page 1

    Memories ■ – 1K bytes Program memory (OTP, EPROM, FASTROM or ROM) with read-out protection – 64 bytes RAM Clock, Reset and Supply Management ■ – Enhanced reset system – Low Voltage Detector (LVD) for Safe Reset ...

  • Page 2

    INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 3

    WAIT MODE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 4

    INSTRUCTION SET . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 5

    THERMAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 6

    ST6208C/ST6209C/ST6210C/ST6220C 1 INTRODUCTION The ST6208C, 09C, 10C and 20C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to me- dium complexity applications. All ST62xx devices are based on a building ...

  • Page 7

    PIN DESCRIPTION Figure 2. 20-Pin Package Pinout itX associated interrupt vector * Depending on device. Please refer to I/O Port section. Table 1. Device Pin Description Pin n° Pin Name I/O TIMER 3 OSCin 4 ...

  • Page 8

    ST6208C/ST6209C/ST6210C/ST6220C Pin n° Pin Name 19 PA0/ 20mA Sink I Legend / Abbreviations for Table * Depending on device. Please refer input output supply, IPU = input with pull-up The ...

  • Page 9

    MEMORY MAPS, PROGRAMMING MODES AND OPTION BYTES 3.1 MEMORY AND REGISTER MAPS 3.1.1 Introduction The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the ...

  • Page 10

    ST6208C/ST6209C/ST6210C/ST6220C MEMORY MAP (Cont’d) Figure 4. Program Memory Map ST6208C, 09C 0000h NOT IMPLEMENTED 0AFFh 0B00h * RESERVED 0B9Fh 0BA0h USER PROGRAM MEMORY 1024 BYTES 0F9Fh 0FA0h * RESERVED 0FEFh 0FF0h INTERRUPT VECTORS 0FF7h 0FF8h * RESERVED 0FFBh 0FFCh NMI ...

  • Page 11

    ... U.V. erasure that also results in the whole EPROM context being erased. Note: Once the Readout Protection is activated longer possible, even for STMicroelectronics, to gain access to the OTP or ROM contents. Re- turned parts can therefore not be accepted if the Readout Protection bit is set. ...

  • Page 12

    ST6208C/ST6209C/ST6210C/ST6220C MEMORY MAP (Cont’d) Table 2. Hardware Register Map Register Address Block Label 080h CPU X,Y,V,W to 083h 0C0h DRA I/O Ports 0C1h DRB 0C2h 0C3h 0C4h DDRA I/O Ports 0C5h DDRB 0C6h 0C7h 0C8h CPU IOR 0C9h ROM DRWR ...

  • Page 13

    MEMORY MAP (Cont’d) 3.1.6 Data ROM Window The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, be- tween address 0000h ...

  • Page 14

    ST6208C/ST6209C/ST6210C/ST6220C MEMORY MAP (Cont’d) 3.1.6.2 Data ROM Window memory addressing In cases where some data (look-up tables for ex- ample) are stored in program memory, reading these data requires the use of the Data ROM win- dow mechanism ...

  • Page 15

    ... NMI Interrupt Vector 0FFEh-0FFFh Note: OTP/EPROM devices can be programmed with the development tools available from ST6208C/ST6209C/ST6210C/ST6220C STMicroelectronics (please refer to page pin. The 3.2.2 EPROM Erasing PP The EPROM devices can be erased by exposure to Ultra Violet light. The characteristics of the MCU are such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å ...

  • Page 16

    ST6208C/ST6209C/ST6210C/ST6220C 3.3 OPTION BYTES Each device is available for production in user pro- grammable versions (OTP) as well as in factory coded versions (ROM). OTP devices are shipped to customers with a default content (00h), while ROM factory coded parts ...

  • Page 17

    CENTRAL PROCESSING UNIT 4.1 INTRODUCTION The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought independent central processor communicating with on-chip I/O, Memory and Pe- ripherals ...

  • Page 18

    ST6208C/ST6209C/ST6210C/ST6220C CPU REGISTERS (Cont’d) The 12-bit length allows the direct addressing of 4096 bytes in Program Space. However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program ...

  • Page 19

    CLOCKS, SUPPLY AND RESET 5.1 CLOCK SYSTEM The main oscillator of the MCU can be driven by any of these clock sources: – external clock signal – external AT-cut parallel-resonant crystal – external ceramic resonator – external RC network ...

  • Page 20

    ST6208C/ST6209C/ST6210C/ST6220C CLOCK SYSTEM (Cont’d) 5.1.1 Main Oscillator The oscillator configuration is specified by select- ing the appropriate option in the option bytes (refer to the Option Bytes section of this document). When the CRYSTAL/RESONATOR option is se- lected, it must ...

  • Page 21

    CLOCK SYSTEM (Cont’d) 5.1.2 Oscillator Safeguard (OSG) The Oscillator Safeguard (OSG) feature is a means of dramatically improving the operational integrity of the MCU available when the OSG ENABLED option is selected in the option byte (re- fer ...

  • Page 22

    ST6208C/ST6209C/ST6210C/ST6220C CLOCK SYSTEM (Cont’d) 5.1.3 Low Frequency Auxiliary Oscillator (LFAO) The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system ...

  • Page 23

    LOW VOLTAGE DETECTOR (LVD) The on-chip Low Voltage Detector is enabled by setting a bit in the option bytes (refer to the Option Bytes section of this document). The LVD allows the device to be used without any external ...

  • Page 24

    ST6208C/ST6209C/ST6210C/ST6220C 5.3 RESET 5.3.1 Introduction The MCU can be reset in three ways: A low pulse input on the RESET pin ■ Internal Watchdog reset ■ Internal Low Voltage Detector (LVD) reset ■ 5.3.2 RESET Sequence The basic RESET sequence ...

  • Page 25

    RESET (Cont’d) 5.3.3 RESET Pin The RESET pin may be connected to a device on the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This ...

  • Page 26

    ST6208C/ST6209C/ST6210C/ST6220C RESET (Cont’d) 5.3.4 Watchdog Reset The MCU provides a Watchdog timer function in order to be able to recover from software hang- ups. If the Watchdog register is not refreshed be- fore an end-of-count condition is reached, a Watchdog ...

  • Page 27

    INTERRUPTS The ST6 core may be interrupted by four maska- ble interrupt sources, in addition to a Non Maska- ble Interrupt (NMI) source. The interrupt process- ing flowchart is shown in Figure Maskable interrupts must be enabled by setting ...

  • Page 28

    ST6208C/ST6209C/ST6210C/ST6220C 5.5 INTERRUPT RULES MANAGEMENT A Reset can interrupt the NMI and peripheral ■ interrupt routines The Non Maskable Interrupt request has the ■ highest priority and can interrupt any peripheral interrupt routine at any time but cannot interrupt another ...

  • Page 29

    EXTERNAL INTERRUPTS (I/O Ports) External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the GEN bit is set. These interrupts allow the processor to exit from STOP mode. The external ...

  • Page 30

    ST6208C/ST6209C/ST6210C/ST6220C 5.10 INTERRUPT HANDLING PROCEDURE The interrupt procedure is very similar to a call pro- cedure, in fact the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the ...

  • Page 31

    REGISTER DESCRIPTION INTERRUPT OPTION REGISTER (IOR) Address: 0C8h — Write Only Reset status: 00h 7 - LES ESB GEN - Caution: This register is write-only and cannot be accessed by single-bit operations (SET, RES, DEC,...). Bit 7 =Reserved, must ...

  • Page 32

    ST6208C/ST6209C/ST6210C/ST6220C 6 POWER SAVING MODES 6.1 INTRODUCTION To give a large measure of flexibility to the applica- tion in terms of power consumption, two main pow- er saving modes are implemented in the ST6 (see Figure 19). In addition, the ...

  • Page 33

    WAIT MODE The MCU goes into WAIT mode as soon as the WAIT instruction is executed. This has the follow- ing effects: – Program execution is stopped, the microcontrol- ler software can be considered as being in a “fro- ...

  • Page 34

    ST6208C/ST6209C/ST6210C/ST6220C 6.3 STOP MODE STOP mode is the lowest power consumption mode of the MCU (see Figure The MCU goes into STOP mode as soon as the STOP instruction is executed. This has the follow- ing effects: – Program execution ...

  • Page 35

    STOP MODE (Cont’d) Figure 22. STOP Mode Flowchart EXCTNL 1) VALUE 0 OSCILLATOR Clock to PERIPHERALS Clock to CPU N RESET N INTERRUPT Y Notes: 1. EXCTNL is an option bit. See option byte section for more details. 2. Peripheral ...

  • Page 36

    ST6208C/ST6209C/ST6210C/ST6220C 6.4 NOTES RELATED TO WAIT AND STOP MODES 6.4.1 Exit from Wait and Stop Modes 6.4.1.1 NMI Interrupt It should be noted that when the GEN bit in the IOR register is low (interrupts disabled), the NMI interrupt is ...

  • Page 37

    I/O PORTS 7.1 INTRODUCTION Each I/O port contains pins. Each pin can be programmed independently as digital input (with or without pull-up and interrupt generation), digital output (open drain, push-pull) or analog in- put (when available). ...

  • Page 38

    ST6208C/ST6209C/ST6210C/ST6220C I/O PORTS (Cont’d) Figure 23. I/O Port Block Diagram RESET ST6 INTERNAL BUS TO INTERRUPT * TO ADC * Depending on device. See device summary on page 1. Table 9. I/O Port Configurations DDR ...

  • Page 39

    I/O PORTS (Cont’d) 7.2.5 Instructions NOT to be used to access Port Data registers (SET, RES, INC and DEC) DO NOT USE READ-MODIFY-WRITE INSTRUC- TIONS (SET, RES, INC and DEC) ON PORT DATA REGISTERS IF ANY PIN OF THE PORT ...

  • Page 40

    ST6208C/ST6209C/ST6210C/ST6220C I/O PORTS (Cont’d) Table 10. I/O Port Option Selections MODE AVAILABLE ON Input DDRx ORx DRx Reset state Input with pull up DDRx ORx DRx Input with pull up with interrupt DDRx ORx ...

  • Page 41

    I/O PORTS (Cont’d) 7.5 REGISTER DESCRIPTION DATA REGISTER (DR) Port x Data Register DRx with Address DRA: 0C0h - Read/Write Address DRB: 0C1h - Read/Write Reset Value: 0000 0000 (00h ...

  • Page 42

    ST6208C/ST6209C/ST6210C/ST6220C 8 ON-CHIP PERIPHERALS 8.1 WATCHDOG TIMER (WDG) 8.1.1 Introduction The Watchdog timer is used to detect the occur- rence of a software fault, usually generated by ex- ternal interference or by unforeseen logical condi- tions, which causes the application ...

  • Page 43

    WATCHDOG TIMER (Cont’d) 8.1.3 Functional Description The watchdog activation is selected through an option in the option bytes: – HARDWARE Watchdog option After reset, the watchdog is permanently active, the C bit in the WDGR is forced high and the ...

  • Page 44

    ST6208C/ST6209C/ST6210C/ST6220C WATCHDOG TIMER (Cont’d) These instructions test the C bit and reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog. For more information on the use of ...

  • Page 45

    WATCHDOG TIMER (Cont’d) 8.1.7 Register Description WATCHDOG REGISTER (WDGR) Address: 0D8h - Read/Write Reset Value: 1111 1110 (FEh Bits 7:2 = T[5:0] Downcounter bits Caution: These bits are reversed and shifted with respect to ...

  • Page 46

    ST6208C/ST6209C/ST6210C/ST6220C 8.2 8-BIT TIMER 8.2.1 Introduction The 8-Bit Timer on-chip peripheral is a free run- ning downcounter based on an 8-bit downcounter with a 7-bit programmable prescaler, giving a max- 15 imum count The peripheral may be ...

  • Page 47

    TIMER (Cont’d) 8.2.3 Counter/Prescaler Description Prescaler The prescaler input can be the internal frequency f divided external clock applied to INT the TIMER pin. The prescaler decrements on the rising edge, depending on the division ...

  • Page 48

    ST6208C/ST6209C/ST6210C/ST6220C 8-BIT TIMER (Cont’d) 8.2.4 Functional Description There are three operating modes, which are se- lected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit ...

  • Page 49

    TIMER (Cont’d) 8.2.4.2 Event Counter Mode (TOUT = “0”, DOUT = “0”) In this mode, the TIMER pin is the input clock of the Timer prescaler which is decremented on eve- ry rising edge of the input clock (allowing ...

  • Page 50

    ST6208C/ST6209C/ST6210C/ST6220C 8-BIT TIMER (Cont’d) 8.2.5 Low Power Modes Mode Description No effect on timer. WAIT Timer interrupt events cause the device to exit from WAIT mode. Timer registers are frozen except in Event STOP Counter mode (with external clock on ...

  • Page 51

    TIMER (Cont’d) 8.2.7 Register Description PRESCALER COUNTER REGISTER (PSCR) Address: 0D2h - Read/Write Reset Value: 0111 1111 (7Fh) 7 PSCR PSCR PSCR PSCR PSCR Bit 7 = PSCR7: Not used, always read as “0”. ...

  • Page 52

    ST6208C/ST6209C/ST6210C/ST6220C 8.3 A/D CONVERTER (ADC) 8.3.1 Introduction The on-chip Analog to Digital Converter (ADC) pe- ripheral is a 8-bit, successive approximation con- verter. This peripheral has multiplexed analog in- put channels (refer to device pin out description) that allow the ...

  • Page 53

    A/D CONVERTER (Cont’d) 8.3.3 Functional Description 8.3.3.1 Analog Power Supply The high and low level reference voltage pins are internally connected to the V DD Conversion accuracy may therefore be impacted by voltage drops and noise in the event of ...

  • Page 54

    ST6208C/ST6209C/ST6210C/ST6220C A/D CONVERTER (Cont’d) 8.3.4 Recommendations The following six notes provide additional informa- tion on using the A/D converter. 1.The A/D converter does not feature a sample and hold circuit. The analog voltage to be meas- ured should therefore be ...

  • Page 55

    A/D CONVERTER (Cont’d) 8.3.5 Low Power Modes Mode Description No effect on A/D Converter. ADC interrupts WAIT cause the device to exit from Wait mode. STOP A/D Converter disabled. Note: The A/D converter may be disabled by clear- ing the ...

  • Page 56

    ST6208C/ST6209C/ST6210C/ST6220C 9 INSTRUCTION SET 9.1 ST6 ARCHITECTURE The ST6 architecture has been designed for max- imum efficiency while keeping byte usage to a minimum; in short, to provide byte-efficient pro- gramming. The ST6 core has the ability to set or ...

  • Page 57

    INSTRUCTION SET The ST6 offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be di- vided into six different types: load/store, arithme- tic/logic, conditional branch, control instructions, jump/call, ...

  • Page 58

    ST6208C/ST6209C/ST6210C/ST6220C INSTRUCTION SET (Cont’d) Arithmetic and Logic. These instructions are used to perform arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while, de- pending on the addressing mode, the other can ...

  • Page 59

    INSTRUCTION SET (Cont’d) Conditional Branch. Branch instructions perform a branch in the program when the selected condi- tion is met. Bit Manipulation Instructions. These instruc- tions can handle any bit in Data space memory. One group either sets or clears. ...

  • Page 60

    ST6208C/ST6209C/ST6210C/ST6220C Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6 LOW 0 1 0000 0001 HI 2 JRNZ 4 CALL abc 0000 1 pcr 2 ext 1 2 JRNZ ...

  • Page 61

    Opcode Map Summary (Continued) LOW 8 9 1000 1001 HI 2 JRNZ abc 0000 1 pcr 2 ext 1 2 JRNZ abc 0001 1 pcr 2 ext 1 2 JRNZ ...

  • Page 62

    ST6208C/ST6209C/ST6210C/ST6220C 10 ELECTRICAL CHARACTERISTICS 10.1 PARAMETER CONDITIONS Unless otherwise specified, all voltages are re- ferred 10.1.1 Minimum and Maximum Values Unless otherwise specified the minimum and max- imum values are guaranteed in the worst condi- tions ...

  • Page 63

    ABSOLUTE MAXIMUM RATINGS Stresses above those listed as “absolute maxi- mum ratings” may cause permanent damage to the device. This is a stress rating only and func- tional operation of the device under these condi- 10.2.1 Voltage Characteristics Symbol ...

  • Page 64

    ST6208C/ST6209C/ST6210C/ST6220C 10.3 OPERATING CONDITIONS 10.3.1 General Operating Conditions Symbol Parameter V Supply voltage DD f Oscillator frequency OSC V Operating Supply Voltage DD T Ambient temperature range A Notes oscillator frequency above 1.2MHz is recommended for reliable A/D ...

  • Page 65

    OPERATING CONDITIONS (Cont’d) 10.3.2 Operating Conditions with Low Voltage Detector (LVD) Subject to general operating conditions for V Symbol Parameter Reset release threshold V IT+ (V rise) DD Reset generation threshold V IT- (V fall LVD voltage threshold ...

  • Page 66

    ST6208C/ST6209C/ST6210C/ST6220C 10.4 SUPPLY CURRENT CHARACTERISTICS The following current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock source current consumption. To get the total de- 10.4.1 RUN Modes Symbol Parameter ...

  • Page 67

    SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.2 WAIT Modes Symbol Parameter Supply current in WAIT mode Option bytes not programmed (see Figure 44) Supply current in WAIT mode Option bytes programmed to 00H (see Figure 45) Supply current in WAIT mode (see ...

  • Page 68

    ST6208C/ST6209C/ST6210C/ST6220C SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 44. Typical I in WAIT programmed IDD [µA] 800 8MHz 1M 700 4MHz 32KHz 2MHz 600 500 400 300 200 100 VDD [V] Figure 45. Typical I in ...

  • Page 69

    SUPPLY CURRENT CHARACTERISTICS (Cont’d) Figure 46. Typical I in WAIT IDD [µA] 600 8MHz 1M 4MHz 32KHz 500 2MHz 400 300 200 100 VDD [V] ST6208C/ST6209C/ST6210C/ST6220C and Temperature for ROM devices CPU IDD [µA] ...

  • Page 70

    ST6208C/ST6209C/ST6210C/ST6220C SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.3 STOP Mode Symbol Parameter Supply current in STOP mode I DD (see Figure 47 & Figure Notes: 1. Typical data are based on V =5. All I/O pins in input ...

  • Page 71

    SUPPLY CURRENT CHARACTERISTICS (Cont’d) 10.4.4 Supply and Clock System The previous current consumption specified for the ST6 functional operating modes over tempera- ture range does not take into account the clock Symbol Parameter Supply current of RC oscillator I DD(CK) ...

  • Page 72

    ST6208C/ST6209C/ST6210C/ST6220C 10.5 CLOCK AND TIMING CHARACTERISTICS Subject to general operating conditions for V 10.5.1 General Timings Symbol Parameter t Instruction cycle time c(INST) Interrupt reaction time t = Δt v(IT v(IT) c(INST) 10.5.2 External Clock Source Symbol ...

  • Page 73

    CLOCK AND TIMING CHARACTERISTICS (Cont’d) 10.5.3 Crystal and Ceramic Resonator Oscillators The ST6 internal clock can be supplied with sever- al different Crystal/Ceramic resonator oscillators. Only parallel resonant crystals can be used. All the information given in this paragraph are ...

  • Page 74

    ST6208C/ST6209C/ST6210C/ST6220C CLOCK AND TIMING CHARACTERISTICS (Cont’d) 10.5.4 RC Oscillator The ST6 internal clock can be supplied with an external RC oscillator. Depending on the accuracy of the frequency is about 20 may not be suitable for some applications. ...

  • Page 75

    CLOCK AND TIMING CHARACTERISTICS (Cont’d) Figure 52. Typical RC Oscillator frequency vs Rnet=22KOhm fosc [MHz] Rnet=47KOhm 12 Rnet=100KOhm 10 Rnet=220KOhm 8 Rnet=470KOhm VDD [V] 10.5.5 Oscillator Safeguard (OSG) and Low Frequency Auxiliary ...

  • Page 76

    ST6208C/ST6209C/ST6210C/ST6220C 10.6 MEMORY CHARACTERISTICS Subject to general operating conditions for V 10.6.1 RAM and Hardware Registers Symbol Parameter 1) V Data retention RM 10.6.2 EPROM Program Memory Symbol Parameter 2) t Data retention ret Figure 55. EPROM Retention Time vs. ...

  • Page 77

    EMC CHARACTERISTICS Susceptibility tests are performed on a sample ba- sis during product characterization. 10.7.1 Functional EMS (Electro Magnetic Susceptibility) Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed ...

  • Page 78

    ST6208C/ST6209C/ST6210C/ST6220C EMC CHARACTERISTICS (Cont’d) 10.7.2 Absolute Electrical Sensitivity Based on three different tests (ESD, LU and DLU) using specific measurement methods, the product is stressed in order to determine its performance in terms of electrical sensitivity. For more details, re- ...

  • Page 79

    ... Dynamic latch-up class Notes: 1. Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC spec- ifications, that means when a device belongs to Class A it exceeds the JEDEC standard. B Class strictly covers all the JEDEC criteria (international standard). ...

  • Page 80

    ST6208C/ST6209C/ST6210C/ST6220C EMC CHARACTERISTICS (Cont’d) 10.7.3 ESD Pin Protection Strategy To protect an integrated circuit against Electro- Static Discharge the stress must be controlled to prevent degradation or destruction of the circuit el- ements. The stress generally affects the circuit el- ...

  • Page 81

    I/O PORT PIN CHARACTERISTICS 10.8.1 General Characteristics Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys I Input leakage current L ...

  • Page 82

    ST6208C/ST6209C/ST6210C/ST6220C I/O PORT PIN CHARACTERISTICS (Cont’d) 10.8.2 Output Driving Current Subject to general operating conditions for V Symbol Parameter Output low level voltage for a standard I/O pin (see Figure 63 and Figure Output low level voltage ...

  • Page 83

    I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 65. Typical Voh [V] at Vdd=5V 4.5 4 3.5 Figure 66. Typical Vol [mV] at Iio=2mA Ta=-40°C 350 Ta=25°C 300 250 200 150 3 ...

  • Page 84

    ST6208C/ST6209C/ST6210C/ST6220C I/O PORT PIN CHARACTERISTICS (Cont’d) Figure 68. Typical Voh [V] at Iio=-2mA VDD [V] 84/104 1 Voh [V] at Iio=-5mA Ta=-40°C Ta=95°C 3 Ta=25°C ...

  • Page 85

    CONTROL PIN CHARACTERISTICS 10.9.1 Asynchronous RESET Pin Subject to general operating conditions for V Symbol Parameter V Input low level voltage IL V Input high level voltage IH V Schmitt trigger voltage hysteresis hys R Weak pull-up equivalent resistor ...

  • Page 86

    ST6208C/ST6209C/ST6210C/ST6220C CONTROL PIN CHARACTERISTICS (Cont’d) Figure 70. Typical Application with RESET pin 0.1μF 4.7kΩ EXTERNAL RESET 7) CIRCUIT 0.1μF 10.9.2 NMI Pin Subject to general operating conditions for V Symbol Parameter V Input low level voltage ...

  • Page 87

    CONTROL PIN CHARACTERISTICS (Cont’d) 10.10 TIMER PERIPHERAL CHARACTERISTICS Subject to general operating conditions for and T unless otherwise specified. OSC A 10.10.1 Watchdog Timer Symbol Parameter t Watchdog time-out duration w(WDG) 10.10.2 8-Bit Timer Symbol Parameter f ...

  • Page 88

    ST6208C/ST6209C/ST6210C/ST6220C 10.11 8-BIT ADC CHARACTERISTICS Subject to general operating conditions for V Symbol Parameter f Clock frequency OSC V Conversion range voltage AIN R External input resistor AIN t Total convertion time ADC 4) t Stabilization time STAB Analog input ...

  • Page 89

    ADC CHARACTERISTICS (Cont’d) ADC Accuracy Symbol Parameter |E | Total unadjusted error Offset error Gain Error Differential linearity error Integral linearity error L Notes: 1. Negative ...

  • Page 90

    ST6208C/ST6209C/ST6210C/ST6220C 11 GENERAL INFORMATION 11.1 PACKAGE MECHANICAL DATA Figure 74. 20-Pin Plastic Dual In-Line Package, 300-mil Width Figure 75. 20-Pin Ceramic Side-Brazed Dual In-Line Package 90/104 ...

  • Page 91

    PACKAGE MECHANICAL DATA (Cont’d) Figure 76. 20-Pin Plastic Small Outline Package, 300-mil Width Figure 77. 20-Pin Plastic Shrink Small Outline Package ST6208C/ST6209C/ST6210C/ST6220C h x 45× ...

  • Page 92

    ST6208C/ST6209C/ST6210C/ST6220C 11.2 THERMAL CHARACTERISTICS Symbol Package thermal resistance (junction to ambient) DIP20 R thJA SO20 SSOP20 P Power dissipation D T Maximum junction temperature Jmax Notes: 1. The power dissipation is obtained from the formula P and P is the ...

  • Page 93

    ECOPACK INFORMATION In order to meet environmental requirements, ST offers these devices in different grades of ECO- ® PACK packages, depending on their level of en- vironmental compliance. ECOPACK tions, grade definitions and product status are available at: www.st.com. ...

  • Page 94

    ST6208C/ST6209C/ST6210C/ST6220C 11.4 PACKAGE/SOCKET FOOTPRINT PROPOSAL Table 23. Suggested List of DIP20 Socket Types Package / Probe DIP20 TEXTOOL Table 24. Suggested List of SO20 Socket Types Package / Probe ENPLAS SO20 YAMAICHI Adapter from SO20 to DIP20 footprint EMU PROBE ...

  • Page 95

    ... ORDERING INFORMATION The following section deals with the procedure for transfer of customer codes to STMicroelectronics Figure 78. ST6 Factory Coded Device Types ST62T20CB6/CCC ST6208C/ST6209C/ST6210C/ST6220C and also details the ST6 factory coded device type. ROM code Temperature code: 1: Standard 0 to +70 °C 3: Automotive -40 to +125 °C 6: Industrial -40 to +85 ° ...

  • Page 96

    ... They offer the same functionality as OTP devices, but they do not have to be programmed by the customer. The customer code must be sent to 97. STMicroelectronics in the same way as for ROM devices. The FASTROM option list has the same options as defined in the programmable option byte of the OTP version. It also offers an identifier option ...

  • Page 97

    ... Quartz crystal / Ceramic resonator [ ] RC network FASTROM Enabled ROM Enabled Fuse is blown by STMicroelectronics [ ] Fuse can be blown by the customer [ ] Disabled [ ] Enabled [ ] Enabled [ ] Enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

  • Page 98

    ST6208C/ST6209C/ST6210C/ST6220C 11.6.2 ROM VERSION The ST6208C, 09C, 10C and 20C are mask pro- grammed ROM version of ST62T08C, T09C, T10C and T20C OTP devices. They offer the same functionality as OTP devices, selecting as ROM options the options defined in ...

  • Page 99

    ... TRIBAL MICROSYSTEMS XELTEK Note 1: For latest information on third party tools, please visit our Internet site: ➟ http://www.st.com. ST6208C/ST6209C/ST6210C/ST6220C the ST6 from third party manufacturers can be ob- tain from the STMicroelectronics Internet site: ➟ http://www.st.com. Designation ST Sales Type STREALIZER-II ST6RAIS-SWC/ Web site address http://www ...

  • Page 100

    ... In-circuit powerful emula- ST6 HDS2 Emulator tion features including trace/ logic analyzer ST6 EPROM No Programmer Board Table 28. Dedicated STMicroelectronics Development Tools Supported Products ST6208C, ST6209C, ST6210C and ST6220C 100/104 1 Programming Capability Yes (DIP packages only) No Yes ...

  • Page 101

    ST6 APPLICATION NOTES IDENTIFICATION MOTOR CONTROL AN392 MICROCONTROLLER AND TRIACS ON THE 110/240V MAINS AN414 CONTROLLING A BRUSH DC MOTOR WITH AN ST6265 MCU AN416 SENSORLESS MOTOR DRIVE WITH THE ST62 MCU + TRIAC AN422 IMPROVES UNIVERSAL MOTOR DRIVE ...

  • Page 102

    ST6208C/ST6209C/ST6210C/ST6220C IDENTIFICATION AN913 PWM GENERATION WITH ST62 16-BIT AUTO-RELOAD TIMER AN914 USING ST626X SPI AS UART AN1016 ST6 USING THE ST623XB/ST628XB UART AN1050 ST6 INPUT CAPTURE WITH ST62 16-BIT AUTO-RELOAD TIMER AN1127 USING THE ST62T6XC/5XC SPI IN MASTER MODE GENERAL ...

  • Page 103

    ... Section 10.6.2 on page mability. Updated device summary on page 1 4 Replaced soldering information by ECOPACK Updated disclaimer on last page 15 TO GET MORE INFORMATION To get the latest information on this product please use the STMicroelectronics web server. ➟ http://www.st.com/ ST6208C/ST6209C/ST6210C/ST6220C Main Changes Section 5 and Section 6 76: added text on data retention and program- ® ...

  • Page 104

    ... ST6208C/ST6209C/ST6210C/ST6220C Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...