ST62T65CM6 STMicroelectronics, ST62T65CM6 Datasheet
ST62T65CM6
Specifications of ST62T65CM6
Available stocks
Related parts for ST62T65CM6
ST62T65CM6 Summary of contents
Page 1
EEPROM and SPI Features 3.0 to 6.0V supply operating range ■ 8 MHz maximum clock frequency ■ -40 to +125°C operating temperature range ■ Run, Wait and Stop modes ■ 5 interrupt vectors ■ Look-up table ...
Page 2
ST6255C ST6265C ST6265B . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 3
GENERAL DESCRIPTION 1.1 INTRODUCTION The ST6255C, and ST6265C devices are low cost members of the ST62xx 8-bit HCMOS family of mi- crocontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building ...
Page 4
ST6255C ST6265C ST6265B 1.2 PIN DESCRIPTIONS V and V . Power is supplied to the MCU via DD SS these two pins the power connection and the ground connection. SS OSCin and OSCout. These pins ...
Page 5
MEMORY MAP 1.3.1 Introduction The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs. Figure 3. Memory Addressing Diagram PROGRAM SPACE 0000h ...
Page 6
... U.V. erasure that also results into the whole EPROM context erasure. Note: Once the Readout Protection is activated longer possible, even for STMicroelectronics, to gain access to the OTP contents. Returned parts with a protection set can therefore not be ac- cepted. ...
Page 7
MEMORY MAP (Cont’d) 1.3.3 Data Space Data Space accommodates all the data necessary for processing the user program. This space com- prises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and ...
Page 8
ST6255C ST6265C ST6265B MEMORY MAP (Cont’d) 1.3.5 Data Window Register (DWR) The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes locat- ed anywhere in program ...
Page 9
MEMORY MAP (Cont’d) 1.3.6 Data RAM/EEPROM (DRBR) Address: E8h — Write only 7 DRBR - - - - 4 Bit 7-5 = These bits are not used Bit 4 - DRBR4. This bit, when set, selects RAM Page 2. Bit ...
Page 10
ST6255C ST6265C ST6265B MEMORY MAP (Cont’d) 1.3.7 EEPROM Description EEPROM memory is located in 64-byte pages in data space. This memory may be used by the user program for non-volatile data storage. Data space from 00h to 3Fh is paged ...
Page 11
MEMORY MAP (Cont’d) Additional Notes on Parallel Mode: If the user wishes to perform parallel program- ming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be ad- dressed in write mode, ...
Page 12
ST6255C ST6265C ST6265B ROM when E2ENA is low is meaningless and will not trigger a write cycle. 1.4 PROGRAMMING MODES 1.4.1 Option Bytes The two Option Bytes allow configuration capabili the MCUs. Option byte’s content is automati- cally ...
Page 13
PROGRAMMING MODES (Cont’d) 1.4.2 EPROM Erasing The EPROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet light. The erasure characteristic of the MCUs is such that erasure begins when the memory is ex- ...
Page 14
ST6255C ST6265C ST6265B 2 CENTRAL PROCESSING UNIT 2.1 INTRODUCTION The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought independent central processor communicating with on-chip I/O, Memory ...
Page 15
Figure 6. ST6 Core Block Diagram RESET OPCODE PROGRAM ROM/EPROM Program Counter 12 and 6 LAYER STACK 0,01 TO 8MHz OSCin OSCout CONTROLLER CONTROL FLAG SIGNALS VALUES ADDRESS/READ LINE 2 ADDRESS DECODER B-DATA A-DATA FLAGS ALU RESULTS TO DATA SPACE ...
Page 16
ST6255C ST6265C ST6265B CPU REGISTERS (Cont’d) However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register. The PC value is incremented after reading the ...
Page 17
CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES 3.1 CLOCK SYSTEM The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suita- ble ceramic ...
Page 18
ST6255C ST6265C ST6265B CLOCK SYSTEM (Cont’d) Turning on the main oscillator is achieved by re- setting the OSCOFF bit of the A/D Converter Con- trol Register or by resetting the MCU. Restarting the main oscillator implies a delay comprising the ...
Page 19
CLOCK SYSTEM (Cont’d) Figure 9. OSG Filtering Principle (1) (2) (3) (4) (1) Maximum Frequency for the device to work correctly (2) Actual Quartz Crystal Frequency at OSCin pin (3) Noise from OSCin (4) Resulting Internal Frequency Figure 10. OSG ...
Page 20
ST6255C ST6265C ST6265B CLOCK SYSTEM (Cont’d) Oscillator Control Registers Address: DCh — Write only Reset State: 00h 7 OSCR - - - - 3 Bit 7-4. These bits are not used. Bit 3. Reserved. Cleared at Reset. Must be kept ...
Page 21
CLOCK SYSTEM (Cont’d) Figure 11. Clock Circuit Block Diagram MAIN OSCILLATOR Figure 12. Maximum Operating Frequency (f Maximum FREQUENCY (MHz 2.5 3 Notes this area, operation is guaranteed at the ...
Page 22
ST6255C ST6265C ST6265B 3.1.4 RESETS The MCU can be reset in four ways: – by the external Reset input being pulled low; – by Power-on Reset; – by the digital Watchdog peripheral timing out. – by Low Voltage Detection (LVD) ...
Page 23
RESETS (Cont’d) 3.1.7 Watchdog Reset The MCU provides a Watchdog timer function in order to ensure graceful recovery from software upsets. If the Watchdog register is not refreshed before an end-of-count condition is reached, the internal reset will be activated. ...
Page 24
ST6255C ST6265C ST6265B RESETS (Cont’d) 3.1.10 MCU Initialization Sequence When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (locat program ROM starting at address 0FFEh). A jump to ...
Page 25
RESETS (Cont’d) Table 5. Register Reset Status Register Oscillator Control Register EEPROM Control Register Port Data Registers Port Direction Register Port Option Register Interrupt Option Register TIMER Status/Control AR TIMER Mode Control Register AR TIMER Status/Control 0 Register AR TIMER ...
Page 26
ST6255C ST6265C ST6265B 3.2 DIGITAL WATCHDOG The digital Watchdog consists of a reloadable downcounter timer which can be used to provide controlled recovery from software upsets. The Watchdog circuit generates a Reset when the downcounter reaches zero. User software can ...
Page 27
DIGITAL WATCHDOG (Cont’d) The Watchdog is associated with a Data space register (Digital WatchDog Register, DWDR, loca- tion 0D8h) which is described in greater detail in Section 3.2.1 Digital Watchdog Register This register is set to 0FEh on Reset: bit ...
Page 28
ST6255C ST6265C ST6265B DIGITAL WATCHDOG (Cont’d) 3.2.1 Digital Watchdog Register (DWDR) Address: 0D8h — Read/Write Reset status: 1111 1110b Bit Watchdog Control bit If the hardware option is selected, this bit ...
Page 29
DIGITAL WATCHDOG (Cont’d) These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog. In all modes, a minimum of 28 instructions ...
Page 30
ST6255C ST6265C ST6265B 3.3 INTERRUPTS The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is asso- ciated with a specific Interrupt Vector which con- tains a Jump instruction ...
Page 31
INTERRUPTS (Cont’d) 3.3.2 Interrupt Procedure The interrupt procedure is very similar to a call pro- cedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context ...
Page 32
ST6255C ST6265C ST6265B INTERRUPTS (Cont’d) 3.3.3 Interrupt Option Register (IOR) The Interrupt Option Register (IOR) is used to en- able/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and ...
Page 33
INTERRUPTS (Cont’d) Figure 21. Interrupt Block Diagram FROM REGISTER PORT A,B,C SINGLE BIT ENABLE PBE V DD PORT A PBE PORT B Bits PORT C PBE Bits SPIDIV Register SPINT bit SPIE bit SPIMOD Register AR TIMER TIMER1 V DD ...
Page 34
ST6255C ST6265C ST6265B 3.4 POWER SAVING MODES The WAIT and STOP modes have been imple- mented in the ST62xx family of MCUs in order to reduce the product’s electrical consumption during idle periods. These two power saving modes are described ...
Page 35
POWER SAVING MODE (Cont’d) 3.4.3 Exit from WAIT and STOP Modes The following paragraphs describe how the MCU exits from WAIT and STOP modes, when an inter- rupt occurs (not a Reset). It should be noted that the restart sequence ...
Page 36
ST6255C ST6265C ST6265B 4 ON-CHIP PERIPHERALS 4.1 I/O PORTS The MCU features Input/Output lines which may be individually programmed as any of the following input or output configurations: – Input without pull-up or interrupt – Input with pull-up and interrupt ...
Page 37
I/O PORTS (Cont’d) 4.1.1 Operating Modes Each pin may be individually programmed as input or output with various configurations. This is achieved by writing the relevant bit in the Data (DR), Data Direction (DDR) and Option reg- isters (OR). Table ...
Page 38
ST6255C ST6265C ST6265B I/O PORTS (Cont’d) 4.1.2 Safe I/O State Switching Sequence Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recom- mended safe ...
Page 39
I/O PORTS (Cont’d) Table 11. I/O Port Option Selections MODE AVAILABLE ON PA0-PA7 Input PB0-PB5, PB6-PB7 PC0-PC4 PA0-PA7 Input PB0-PB5, PB6-PB7 with pull up PC0-PC4 Input PA0-PA7 with pull up PB0-PB5, PB6-PB7 with interrupt PC0-PC4 PA0-PA7 Analog Input PC0-PC4 Open ...
Page 40
ST6255C ST6265C ST6265B I/O PORTS (Cont’d) 4.1.3 Timer 1 Alternate function Option When bit TOUT of register TSCR1 is low, pin PC1/ Timer 1 is configured through the port registers as any standard pin of Port ...
Page 41
I/O PORTS (Cont’d) Figure 24. Peripheral Interface Configuration of SPI, Timer 1 and AR Timer PC3/Sout PC2/Sin PC4/SCK PC1/TIM1 ARTIMin ARTIMout V DD PP/OD 1 MUX 0 REGISTER MUX 0 1 MUX 0 DR PP/OD 1 MUX ...
Page 42
ST6255C ST6265C ST6265B 4.2 TIMER The MCU features an on-chip Timer peripheral, consisting of an 8-bit counter with a 7-bit program- mable prescaler, giving a maximum count of 2 The peripheral may be configured in three different operating modes. Figure ...
Page 43
TIMER (Cont’d) 4.2.1 Timer Operating Modes There are three operating modes, which are se- lected by the TOUT and DOUT bits (see TSCR register). These three modes correspond to the two clocks which can be connected to the 7-bit prescaler ...
Page 44
ST6255C ST6265C ST6265B TIMER (Cont’d) 4.2.3 Application Notes The user can select the presence of an on-chip pull-up on the TIMER pin as option. TMZ is set when the counter reaches zero; howev- er, it may also be set by ...
Page 45
AUTO-RELOAD TIMER The Auto-Reload Timer (AR Timer) on-chip pe- ripheral consists of an 8-bit timer/counter with compare and capture/reload capabilities and of a 7-bit prescaler with a clock multiplexer, enabling the clock input to be selected as f external ...
Page 46
ST6255C ST6265C ST6265B AUTO-RELOAD TIMER (Cont’d) Figure 27. AR Timer Block Diagram f INT M f 7-Bit /3 INT U AR PRESCALER X PS0-PS2 CC0-CC1 PB6/ ARTIMin SL0-SL1 EF SYNCHRO 46/84 DATA BUS 8 AR COMPARE REGISTER 8 CPF COMPARE ...
Page 47
AUTO-RELOAD TIMER (Cont’d) It should be noted that the reload values will also affect the value and the resolution of the duty cycle of PWM output signal. To obtain a signal on ARTI- Mout, the contents of the ARCP register ...
Page 48
ST6255C ST6265C ST6265B AUTO-RELOAD TIMER (Cont’d) Capture Mode with PWM Generation. In this mode, the AR counter operates as a free running 8-bit counter fed by the prescaler output. The counter is incremented on every clock rising edge. An 8-bit ...
Page 49
AUTO-RELOAD TIMER (Cont’d) 4.3.3 AR Timer Registers AR Mode Control Register (ARMC) Address: D5h — Read/Write Reset status: 00h 7 TCLD TEN PWMOE EIE CPIE The AR Mode Control Register ARMC is used to program the different operating modes of ...
Page 50
ST6255C ST6265C ST6265B AUTO-RELOAD TIMER (Cont’d) AR Status Control Register 1(ARSC1) Address: D7h — Read/Write 7 PS2 PS1 PS0 D4 SL1 Bist 7-5 = PS2-PS0: Prescaler Division Selection Bits 2-0. These bits determine the Prescaler divi- sion ratio. The prescaler ...
Page 51
A/D CONVERTER (ADC) The A/D converter peripheral is an 8-bit analog to digital converter with analog inputs as alternate I/O functions (the number of which is device depend- ent), offering 8-bit resolution with a typical conver- sion time of ...
Page 52
ST6255C ST6265C ST6265B A/D CONVERTER (Cont’d) Since the ADC is on the same chip as the micro- processor, the user should not switch heavily load- ed output signals during conversion, if high preci- sion is required. Such switching will affect ...
Page 53
SERIAL PERIPHERAL INTERFACE (SPI) The SPI peripheral is an optimized synchronous serial interface with programmable transmission modes and master/slave capabilities supporting a wide range of industry standard SPI specifications. The SPI interface may also implement asynchro- nous data transfer, ...
Page 54
ST6255C ST6265C ST6265B SERIAL PERIPHERAL INTERFACE SPI (Cont’d) 4.5.1 SPI Registers SPI Mode Control Register (MOD) Address: E2h — Read/Write Reset status: 00h 7 SPRUN SPIE CPHA SPCLK SPIN The MOD register defines and controls the trans- mission modes and ...
Page 55
SERIAL PERIPHERAL INTERFACE SPI (Cont’d) SPI DIV Register (DIV) Address: E1h — Read/Write Reset status: 00h 7 SPINT DOV6 DIV5 DIV4 DIV3 The SPIDIV register defines the transmission rate and frame format and contains the interrupt flag. Bits CD0-CD2, DIV3-DIV6 ...
Page 56
ST6255C ST6265C ST6265B SERIAL PERIPHERAL INTERFACE SPI (Cont’d) 4.5.2 SPI Timing Diagrams Figure 31. CPOL = 0 Clock Polarity Normal, CPHA = 0 Phase Selection Normal SPRUN SCK Sin Sampling Sout b7 Figure 32. CPOL = 1 Clock Polarity Inverted, ...
Page 57
SERIAL PERIPHERAL INTERFACE SPI (Cont’d) Figure 33. CPOL = 0 Clock Polarity Normal, CPHA = 1 Phase Selection Shifted SPRUN SCK Sin Sampling Sout b7 Figure 34. CPOL = 1 Clock Polarity Inverted, CPHA = 1 Phase Selection Shifted SPRUN ...
Page 58
ST6255C ST6265C ST6265B 5 SOFTWARE 5.1 ST6 ARCHITECTURE The ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short, to provide byte efficient programming capability. ...
Page 59
INSTRUCTION SET The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be di- vided into six different types: load/store, arithme- tic/logic, conditional branch, control instructions, ...
Page 60
ST6255C ST6265C ST6265B INSTRUCTION SET (Cont’d) Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instruc- tions one operand is always the accumulator while the other can be either ...
Page 61
INSTRUCTION SET (Cont’d) Conditional Branch. The branch instructions achieve a branch in the program when the select- ed condition is met. Bit Manipulation Instructions. These instruc- tions can handle any bit in data space memory. One group either sets or ...
Page 62
ST6255C ST6265C ST6265B Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6 LOW 0 1 0000 0001 HI 2 JRNZ 4 CALL abc 0000 1 pcr 2 ext 1 ...
Page 63
Opcode Map Summary (Continued) LOW 8 9 1000 1001 HI 2 JRNZ abc 0000 1 pcr 2 ext 1 2 JRNZ abc 0001 1 pcr 2 ext 1 2 JRNZ ...
Page 64
ST6255C ST6265C ST6265B 6 ELECTRICAL CHARACTERISTICS 6.1 ABSOLUTE MAXIMUM RATINGS This product contains devices to protect the inputs against damage due to high static voltages, how- ever it is advisable to take normal precaution to avoid application of any voltage ...
Page 65
RECOMMENDED OPERATING CONDITIONS Symbol Parameter T Operating Temperature A Operating Supply Voltage (Except ST626xB ROM devices Operating Supply Voltage (ST626xB ROM devices) 2) Oscillator Frequency (Except ST626xB ROM devices) f OSC 2) Oscillator Frequency (ST626xB ROM devices) ...
Page 66
ST6255C ST6265C ST6265B 6.3 DC ELECTRICAL CHARACTERISTICS (T = -40 to +125°C unless otherwise specified) A Symbol Parameter V Input Low Level Voltage IL All Input pins V Input High Level Voltage IH All Input pins (1) Hysteresis Voltage V ...
Page 67
DC ELECTRICAL CHARACTERISTICS (Cont’ -40 to +85°C unless otherwise specified)) A Symbol Parameter V LVD Threshold in power- LVD threshold in powerdown dn Low Level Output Voltage All Output pins V OL Low Level Output Voltage ...
Page 68
ST6255C ST6265C ST6265B 1. Period for which V has to be connected allow internal Reset function at next power-up oscillator frequency above 1MHz is recommended for reliable A/D results. 3. Measure performed with OSCin ...
Page 69
Input Frequency on ARTIMin Pin IN Figure 36. Vol versus Iol on all I/O port at Vdd= This curves represents typical variations and is given for guidance only Figure 37. Vol versus ...
Page 70
ST6255C ST6265C ST6265B Figure 38. Vol versus Iol for High sink (30mA) I/Oports at T=25° This curves represents typical variations and is given for guidance only Figure 39. Vol versus Iol for ...
Page 71
Figure 41. Voh versus Ioh on all I/O port at Vdd= This curves represents typical variations and is given for guidance only Figure 42. Idd WAIT versus V 2.5 2 1.5 1 0.5 ...
Page 72
ST6255C ST6265C ST6265B Figure 44. Idd STOP versus V 2 1.5 1 0.5 0 -0.5 3V This curves represents typical variations and is given for guidance only Figure 45. Idd WAIT versus V 2.5 2 1 ...
Page 73
Figure 47. LVD thresholds versus temperature 4.2 4.1 4 3.9 3.8 3.7 -40°C This curves represents typical variations and is given for guidance only Figure 48. RC frequency versus This curves represents typical variations and is given ...
Page 74
ST6255C ST6265C ST6265B Figure 49. RC frequency versus 0.1 3 This curves represents typical variations and is given for guidance only 74/84 (Except for ST626xB ROM devices) DD 3.5 4 4.5 5 VDD (volts) R=47K R=100K R=470K ...
Page 75
PACKAGE MECHANICAL DATA In order to meet environmental requirements, ST offers these devices in different grades of ECO- ® PACK packages, depending on their level of en- vironmental compliance. ECOPACK tions, grade definitions and product status are Figure 50. ...
Page 76
ST6255C ST6265C ST6265B Figure 51. 28-Pin Plastic Small Outline Package, 300-mil Width D B 76/ 45× inches Dim. Min Typ Max Min Typ A 2.35 2.65 0.093 A1 0.10 ...
Page 77
PACKAGE MECHANICAL DATA (Cont’d) Figure 52. 28-Ceramic Dual In Line Package, 600-mil Width Figure 53. 28-Pin Plastic Shrink Small Outline Package CDIP28W ST6255C ST6265C ST6265B mm inches Dim. Min Typ ...
Page 78
... ST62T55CB6 ST62T55CB3 ST62T55CM6 3884 (OTP) ST62T55CM3 ST62T55CN6 ST62T55CN3 ST62T65CB6 ST62T65CB3 ST62T65CM6 3884 (OTP) ST62T65CM3 ST62T65CN6 ST62T65CN3 8.1.1 IMPORTANT NOTE For OTP devices, data retention and programma- bility must be guaranteed by a screening proce- dure. Refer to Application Note AN886. 78/84 EEPROM (Bytes) ...
Page 79
... MCU. The listing is then returned to the customer who must thoroughly check, com- plete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agree- ment for the production of the specific customer MCU ...
Page 80
... All unused bytes must be set to FFh. The selected mask options are communicated to STMicroelectronics using the correctly filled OP- TION LIST appended. See 8.3.3 Listing Generation and Verification When STMicroelectronics receives the user’s ROM contents, a computer listing is generated from it ...
Page 81
... The STMicroelectronics Sales Organization will be pleased to provide detailed information on con- tractual points. Table 28. ROM device ordering Information Order code ROM ST6255CB1/XXX ST6255CB6/XXX ST6255CB3/XXX ST6255CM1/XXX ST6255CM6/XXX ST6255CM3/XXX ST6255CN1/XXX ST6255CN6/XXX ST6255CN3/XXX 3884 Bytes ST6265BB1/XXX ST6265BB6/XXX ST6265BB3/XXX ST6265BM1/XXX ST6265BM6/XXX ST6265BM3/XXX ST6265BN1/XXX ST6265BN6/XXX ST6265BN3/XXX Table 27. ROM Memory Map for ST6255C/65B ...
Page 82
... Enabled [ ] Enabled [ ] Enabled FASTROM Enabled ROM Enabled Fuse is blown by STMicroelectronics [ ] Fuse can be blown by the customer [ ] Disabled [ ] Enabled [ ] Enabled [ ] Enabled . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 83
REVISION HISTORY Table 29. Document revision history Date Rev. Modification of “Additional Notes for EEPROM Parallel Mode” (p.13) In section 4.2.4 on page 45: vector #4 instead of vector #3 in description of bit 6 (TSCR regis- ter). Jul-2001 ...
Page 84
... ST6255C ST6265C ST6265B Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...