ST62T60CM6 STMicroelectronics, ST62T60CM6 Datasheet - Page 31

IC MCU 8BIT OTP/EPROM 20 PSOIC

ST62T60CM6

Manufacturer Part Number
ST62T60CM6
Description
IC MCU 8BIT OTP/EPROM 20 PSOIC
Manufacturer
STMicroelectronics
Series
ST6r
Datasheet

Specifications of ST62T60CM6

Core Processor
ST6
Core Size
8-Bit
Speed
8MHz
Connectivity
SPI
Peripherals
LED, LVD, POR, WDT
Number Of I /o
13
Program Memory Size
3.8KB (3.8K x 8)
Program Memory Type
OTP
Eeprom Size
128 x 8
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 6 V
Data Converters
A/D 7x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
20-SOIC (7.5mm Width)
Processor Series
ST62T6x
Core
ST6
Data Bus Width
8 bit
Data Ram Size
128 B
Interface Type
SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
13
Number Of Timers
2
Operating Supply Voltage
3 V to 6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
ST622XC-KIT/110, ST62GP-EMU2, ST62E2XC-EPB/110, ST62E6XC-EPB/US, STREALIZER-II
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2102-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST62T60CM6
Manufacturer:
LT
Quantity:
492
Part Number:
ST62T60CM6
Manufacturer:
ST
0
ST6253C ST6263C ST6263B ST6260C ST6260B
INTERRUPTS (Cont’d)
3.4.2 Interrupt Procedure
The interrupt procedure is very similar to a call pro-
cedure, indeed the user can consider the interrupt
as an asynchronous call procedure. As this is an
asynchronous event, the user cannot know the
context and the time at which it occurred. As a re-
sult, the user should save all Data space registers
which may be used within the interrupt routines.
There are separate sets of processor flags for nor-
mal, interrupt and non-maskable interrupt modes,
which are automatically switched and so do not
need to be saved.
The following list summarizes the interrupt proce-
dure:
MCU
– The interrupt is detected.
– The C and Z flags are replaced by the interrupt
– The PC contents are stored in the first level of
– The normal interrupt lines are inhibited (NMI still
– The first internal latch is cleared.
– The associated interrupt vector is loaded in the PC.
WARNING: In some circumstances, when a
maskable interrupt occurs while the ST6 core is in
NORMAL mode and especially during the execu-
tion of an "ldi IOR, 00h" instruction (disabling all
maskable interrupts): if the interrupt arrives during
the first 3 cycles of the "ldi" instruction (which is a
4-cycle instruction) the core will switch to interrupt
mode BUT the flags CN and ZN will NOT switch to
the interrupt pair CI and ZI.
User
– User selected registers are saved within the in-
– The source of the interrupt is found by polling the
– The interrupt is serviced.
– Return from interrupt (RETI)
31/83
flags (or by the NMI flags).
the stack.
active).
terrupt service routine (normally on a software
stack).
interrupt flags (if more than one source is associ-
ated with the same vector).
MCU
– Automatically the MCU switches back to the nor-
The interrupt routine usually begins by the identify-
ing the device which generated the interrupt re-
quest (by polling). The user should save the regis-
ters which are used within the interrupt routine in a
software stack. After the RETI instruction is exe-
cuted, the MCU returns to the main routine.
Figure 21. Interrupt Processing Flow Chart
mal flag set (or the interrupt flag set) and pops
the previous PC value from the stack.
YES
NO
PROGRAM FLAGS
THE INSTRUCTION
INTERRUPT MASK
THE STACKED PC
INSTRUCTION
INSTRUCTION
INSTRUCTION
EXECUTE
A RETI
SELECT
WAS
FETCH
CLEAR
"POP"
?
?
YES
NO
YES
?
AN INTERRUPT REQUEST
NO
NORMAL MODE?
AND INTERRUPT MASK
IS THE CORE
ALREADY IN
CHECK IF THERE IS
INTERNAL MODE FLAG
PC INTO THE STACK
INTERRUPT VECTOR
INTERRUPT MASK
LOAD PC FROM
PUSH THE
(FFC/FFD)
SELECT
SET
VA000014

Related parts for ST62T60CM6