STM32F101VDT6 STMicroelectronics, STM32F101VDT6 Datasheet - Page 66

• Manufacturer Part Number: STM32F101VDT6
• Description: MCU ARM 32BIT 384K FLASH 100LQFP
• Manufacturer: STMicroelectronics
• Series: STM32r

Specifications of STM32F101VDT6

• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 36MHz
• Connectivity: I²C, IrDA, LIN, SPI, UART/USART
• Peripherals: DMA, PDR, POR, PVD, PWM, Temp Sensor, WDT
• Number Of I /o: 80
• Program Memory Size: 384KB (384K x 8)
• Program Memory Type: FLASH
• Ram Size: 48K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 100-LQFP
• Processor Series: STM32F101x
• Core: ARM Cortex M3
• Data Bus Width: 32 bit
• Data Ram Size: 48 KB
• Interface Type: I2C, SPI, USART
• Maximum Clock Frequency: 36 MHz
• Number Of Programmable I/os: 80
• Number Of Timers: 6
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWARM, EWARM-BL, MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: STM3210E-EVAL
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 12 bit, 16 Channel
• On-chip Dac: 12 bit, 2 Channel
• Featured Product: STM32 Cortex-M3 Companion Products
• Eeprom Size: -
• For Use With: 497-10030 - STARTER KIT FOR STM32KSDKSTM32-PL - KIT IAR KICKSTART STM32 CORTEXM3497-8512 - KIT STARTER FOR STM32F10XE MCU497-8505 - KIT STARTER FOR STM32F10XE MCU497-6438 - BOARD EVALUTION FOR STM32 512K497-6289 - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U - BOARD EVAL MCBSTM32 + ULINK2497-6053 - KIT STARTER FOR STM32497-6052 - KIT STARTER FOR STM32497-6050 - KIT STARTER FOR STM32497-6049 - KIT EVALUATION LOW COST STM32497-6048 - BOARD EVALUATION FOR STM32497-6047 - KIT DEVELOPMENT FOR STM32
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

Electrical characteristics
66/106
Figure 28. Synchronous non-multiplexed PSRAM write timings
Table 38.
1. C
2. Based on characterization, not tested in production.
t
t
t
t
t
t
t
t
t
t
t
t
t
w(CLK)
d(CLKL-NExL)
d(CLKH-NExH)
d(CLKL-NADVL)
d(CLKL-NADVH)
d(CLKL-AV)
d(CLKH-AIV)
d(CLKL-NWEL)
d(CLKH-NWEH)
d(CLKL-Data)
su(NWAITV-CLKH)
h(CLKH-NWAITV)
d(CLKL-NBLH)
FSMC_D[15:0]
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
FSMC_A[25:0]
FSMC_NADV
Symbol
L
FSMC_NWE
FSMC_NBL
FSMC_CLK
= 15 pF.
FSMC_NEx
t d(CLKL-NADVL)
t d(CLKL-NExL)
Synchronous non-multiplexed PSRAM write timings
t w(CLK)
FSMC_CLK period
FSMC_CLK low to FSMC_NEx low (x = 0...2)
FSMC_CLK high to FSMC_NEx high (x = 0...2)
FSMC_CLK low to FSMC_NADV low
FSMC_CLK low to FSMC_NADV high
FSMC_CLK low to FSMC_Ax valid (x = 16...25)
FSMC_CLK high to FSMC_Ax invalid (x = 16...25)
FSMC_CLK low to FSMC_NWE low
FSMC_CLK high to FSMC_NWE high
FSMC_D[15:0] valid data after FSMC_CLK low
FSMC_NWAIT valid before FSMC_CLK high
FSMC_NWAIT valid after FSMC_CLK high
FSMC_CLK low to FSMC_NBL high
t d(CLKL-AV)
t d(CLKL-NWEL)
Doc ID 14610 Rev 7
t su(NWAITV-CLKH)
t d(CLKL-Data)
t d(CLKL-NADVH)
Parameter
Data latency = 1
t w(CLK)
STM32F101xC, STM32F101xD, STM32F101xE
D1
t h(CLKH-NWAITV)
t d(CLKH-NExH)
t d(CLKH-NWEH)
t d(CLKH-AIV)
27.7
T
5
T
T
7
2
1
HCLK
CK
HCLK
t d(CLKL-NBLH)
(1)(2)
BUSTURN = 0
t d(CLKL-Data)
D2
Min
+ 2
+ 2
+ 1
2
4
0
1
6
Max
ai14993e
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit