MC68HC908QT2CFQ Freescale Semiconductor, MC68HC908QT2CFQ Datasheet - Page 117

no-image

MC68HC908QT2CFQ

Manufacturer Part Number
MC68HC908QT2CFQ
Description
MCU 8-BIT 1536V FLASH 8-DFN
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908QT2CFQ

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Peripherals
LVD, POR, PWM
Number Of I /o
5
Program Memory Size
1.5KB (1.5K x 8)
Program Memory Type
FLASH
Ram Size
128 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
8-DFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Data Converters
-
Connectivity
-
13.8.1 SIM Reset Status Register
The SRSR register contains flags that show the source of the last reset. The status register will
automatically clear after reading SRSR. A power-on reset sets the POR bit and clears all other bits in the
register. All other reset sources set the individual flag bits but do not clear the register. More than one
reset source can be flagged at any time depending on the conditions at the time of the internal or external
reset. For example, the POR and LVI bit can both be set if the power supply has a slow rise time.
POR — Power-On Reset Bit
PIN — External Reset Bit
COP — Computer Operating Properly Reset Bit
ILOP — Illegal Opcode Reset Bit
ILAD — Illegal Address Reset Bit (illegal attempt to fetch an opcode from an unimplemented
address)
MODRST — Monitor Mode Entry Module Reset Bit
LVI — Low Voltage Inhibit Reset Bit
Freescale Semiconductor
1 = Last reset caused by POR circuit
0 = Read of SRSR
1 = Last reset caused by external reset pin (RST)
0 = POR or read of SRSR
1 = Last reset caused by COP counter
0 = POR or read of SRSR
1 = Last reset caused by an illegal opcode
0 = POR or read of SRSR
1 = Last reset caused by an opcode fetch from an illegal address
0 = POR or read of SRSR
1 = Last reset caused by monitor mode entry when vector locations $FFFE and $FFFF are $FF after
0 = POR or read of SRSR
1 = Last reset caused by LVI circuit
0 = POR or read of SRSR
POR while IRQ ≠ V
Address: $FE01
Read:
Write:
POR:
POR
Bit 7
1
Figure 13-19. SIM Reset Status Register (SRSR)
= Unimplemented
TST
PIN
MC68HC908QY/QT Family Data Sheet, Rev. 6
6
0
COP
5
0
ILOP
4
0
ILAD
3
0
MODRST
2
0
LVI
1
0
Bit 0
0
0
SIM Registers
117

Related parts for MC68HC908QT2CFQ