R5F21324CNSP#U0 Renesas Electronics America, R5F21324CNSP#U0 Datasheet - Page 450

MCU 1KB FLASH 16K ROM 20-LSSOP

R5F21324CNSP#U0

Manufacturer Part Number
R5F21324CNSP#U0
Description
MCU 1KB FLASH 16K ROM 20-LSSOP
Manufacturer
Renesas Electronics America
Series
R8C/3x/32Cr
Datasheet

Specifications of R5F21324CNSP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, PWM, Voltage Detect, WDT
Number Of I /o
15
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 4x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
20-LSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
R8C/32C Group
REJ09B0573-0100 Rev.1.00 Dec. 18, 2009
Page 421 of 573
25.6
Figure 25.16
Figures 25.16 to 25.19 show Examples of Register Setting When Using I
Examples of Register Setting
Register Setting Example in Master Transmit Mode (I
ICCR1 register
ICCR2 register
ICSR register
ICSR register
ICCR2 register
ICCR1 register
ICSR register
Write transmit data to ICDRT register
Write transmit data to ICDRT register
Write transmit data to ICDRT register
Read ACKBR bit in ICIER register
Read BBSY bit in ICCR2 register
Read TEND bit in ICSR register
Read TDRE bit in ICSR register
Read TEND bit in ICSR register
Read STOP bit in ICSR register
No
No
No
No
No
No
Initial setting
ACKBR = 0?
Yes
BBSY = 0?
TEND = 1?
TDRE = 1?
TEND = 1?
Last byte?
STOP = 1?
Transmit
TDRE bit ← 0
mode?
TEND bit ← 0
TRS bit ← 1
MST bit ← 1
SCP bit ← 0
BBSY bit ← 1
SCP bit ← 0
BBSY bit ← 0
TRS bit ← 0
MST bit ← 0
STOP bit ← 0
Start
End
Yes
Yes
Yes
Yes
Yes
Yes
Yes
No
No
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
(10)
(11)
(12)
(13)
(14)
(15)
Master receive mode
• Set the STOP bit in the ICSR register to 0.
• Set the IICSEL bit in the SSUIICSR register to 1.
• Set the MSTIIC bit in the MSTCR register to 0.
(1) Determine the state of the SCL and SDA lines.
(2) Set to master transmit mode.
(3) Generate a start condition.
(4) Set the transmit data of the 1st byte
(5) Wait until 1 byte of data is transmitted.
(6) Determine the ACKBR bit from the specified
(7) Set the transmit data after 2nd byte
(8) Wait until the ICRDT register is empty.
(9) Set the transmit data of the last byte.
(10) Wait for end of transmission of the last byte.
(11) Set the TEND bit to 0.
(12) Set the STOP bit to 0.
(13) Generate a stop condition.
(14) Wait until a stop condition is generated.
(15) Set to slave receive mode.
(slave address + R/W).
slave device.
(except the last byte).
Set the TDRE bit to 0.
2
C bus interface.
2
C bus Interface Mode)
25. I
2
C bus Interface

Related parts for R5F21324CNSP#U0