R5F21346CNFP#U0 Renesas Electronics America, R5F21346CNFP#U0 Datasheet - Page 611

• Manufacturer Part Number: R5F21346CNFP#U0
• Description: MCU 1KB FLASH 32K ROM 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/34Cr

Specifications of R5F21346CNFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 43
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/34C Group
REJ09B0586-0100 Rev.1.00 Jan 13, 2010
Page 578 of 723
Figure 27.7
Hardware LIN Clear the status flags
Timer RA
Timer RA
Hardware LIN Set Synch Break detection to start
Hardware LIN Read the RXD0 input status flag
Hardware LIN Read the Synch Break detection flag
Set pulse width measurement to start
TSTART bit in TRACR register ← 1
Read the count status flag
TCSTF flag in TRACR register
Header Field Reception Flowchart Example (2)
RXDSF flag in LINCR register
SBDCT flag in LINST register
detection, Synch Field measurement)
Bits B2CLR, B1CLR, B0CLR in LINST
register ← 1
(Bus collision detection, Synch Break
LSTART bit in LINCR register ← 1
RXDSF = 1?
SBDCT = 1?
TCSTF = 1?
YES
YES
YES
A
B
NO
NO
NO
Wait until timer RA starts counting.
Zero or one cycle of the timer RA count
source is required after timer RA starts
counting before the TCSTF flag is set
to 1.
Wait until the RXD0 input to UART0 for
the hardware LIN is masked.
After writing 1 to the LSTART bit,
do not apply a “L” level to the RXD0 pin
until 1 is read from the RXDSF flag.
Otherwise, the signal applied during
this time will be input directly to UART0.
One or two cycles of the CPU clock and
zero or one cycle of the timer RA count
source are required after the LSTART
bit is set to 1 before the RXDSF flag is
set to 1. After this, input to timer RA
and UART0 is enabled.
A Synch Break for the hardware LIN is
detected.
A timer RA interrupt can be used.
When a Synch Break is detected,
timer RA is reloaded with the initially
set count value.
Even if the duration of the input “L”
level is shorter than the set period,
timer RA is reloaded with the initially
set count value. Wait until the next “L”
level is input.
One or two cycles of the CPU clock
are required after Synch Break
detection before the SBDCT flag is
set to 1.
If the SBE bit in the LINCR register is
set to 0 (unmasked after Synch Break
detected), timer RA can be used in
timer mode after the SBDCT flag in
the LINST register is set to 1 and the
RXDSF flag is set to 0.
27. Hardware LIN