R5F21346CNFP#U0 Renesas Electronics America, R5F21346CNFP#U0 Datasheet - Page 64

• Manufacturer Part Number: R5F21346CNFP#U0
• Description: MCU 1KB FLASH 32K ROM 48-LQFP
• Manufacturer: Renesas Electronics America
• Series: R8C/3x/34Cr

Specifications of R5F21346CNFP#U0

• Core Processor: R8C
• Core Size: 16/32-Bit
• Speed: 20MHz
• Connectivity: I²C, LIN, SIO, SSU, UART/USART
• Peripherals: POR, PWM, Voltage Detect, WDT
• Number Of I /o: 43
• Program Memory Size: 32KB (32K x 8)
• Program Memory Type: FLASH
• Ram Size: 2.5K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 85°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

R8C/34C Group
REJ09B0586-0100 Rev.1.00 Jan 13, 2010
Page 31 of 723
5.1.4
Note:
1. The OFS2 register is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a
Bits WDTRCS0 and WDTRCS1
(Watchdog Timer Refresh Acknowledgement Period Set Bit)
Bit
b0
b1
b2
b3
b4
b5
b6
b7
After Reset
program.
Do not write additions to the OFS2 register. If the block including the OFS2 register is erased, the OFS2 register
is set to FFh.
When blank products are shipped, the OFS2 register is set to FFh. It is set to the written value after written by the
user.
When factory-programming products are shipped, the value of the OFS2 register is the value programmed by the
user.
For a setting example of the OFS2 register, refer to 13.3.1 Setting Example of Option Function Select Area.
Assuming that the period from when the watchdog timer starts counting until it underflows is 100%, the refresh
acknowledgement period for the watchdog timer can be selected.
For details, refer to 14.3.1.1 Refresh Acknowledgement Period.
Address 0FFDBh
Symbol
WDTUFS0 Watchdog timer underflow period set bit
WDTUFS1
WDTRCS0 Watchdog timer refresh acknowledgement period
WDTRCS1
Symbol
Option Function Select Register 2 (OFS2)
Bit
—
—
—
—
b7
—
set bit
Reserved bits
b6
—
b5
—
Bit Name
User Setting Value
b4
—
WDTRCS1 WDTRCS0 WDTUFS1 WDTUFS0
b3
(1)
b1 b0
b3 b2
Set to 1.
0 0: 03FFh
0 1: 0FFFh
1 0: 1FFFh
1 1: 3FFFh
0 0: 25%
0 1: 50%
1 0: 75%
1 1: 100%
b2
Function
b1
b0
5. Resets
R/W
R/W
R/W
R/W
R/W
R/W