R5F21275SNFP#U0 Renesas Electronics America, R5F21275SNFP#U0 Datasheet - Page 298

IC R8C/27 MCU FLASH 32LQFP

R5F21275SNFP#U0

Manufacturer Part Number
R5F21275SNFP#U0
Description
IC R8C/27 MCU FLASH 32LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/27r
Datasheet

Specifications of R5F21275SNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
LED, POR, Voltage Detect, WDT
Number Of I /o
25
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
32-LQFP
For Use With
R0K521276S000BE - KIT DEV RSK-R8C/26-29R0E521000EPB00 - PROBE EMULATOR FOR PC7501
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21275SNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFP#V2
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFP#X6
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFPW4W4NG
Manufacturer:
SHARP
Quantity:
3 040
R8C/26 Group, R8C/27 Group
Rev.2.10
REJ09B0278-0210
Figure 16.16
(1)
(2)
(3)
(4)
(5)
(6)
(7)
Sep 26, 2008
SSCRH register
SSCRH register
SSER register
Mode)
Sample Flowchart for Data Reception (MSS = 1) (Clock Synchronous Communication
Read receive data in SSRDR register
Read receive data in SSRDR register
Read ORER bit in SSSR register
Read ORER bit in SSSR register
Read RDRF bit in SSSR register
Dummy read of SSRDR register
Read RDRF in SSSR register
No
No
Page 279 of 453
ORER = 1 ?
ORER = 1 ?
Initialization
RDRF = 1 ?
RDRF = 1 ?
received?
Last data
Start
End
RSSTP bit ← 1
RSSTP bit ← 0
RE bit ← 0
No
No
Yes
No
Yes
Yes
Yes
Yes
processing
Overrun
error
(3) If a receive error occurs, perform error
(6) Processing after reading the ORER bit. Then set
(1) After setting each register in the clock synchronous
(2) Determine whether it is the last 1 byte of data to be
(4) Confirm that the RDRF bit is set to 1. If the RDRF
(5) Before the last 1 byte of data is received, set the
(7) Confirm that the RDRF bit is set to 1. When the
the ORER bit to 0. Transmission/reception cannot
be restarted while the ORER bit is set to 1.
serial I/O with chip select register, a dummy read of
the SSRDR register is performed and the receive
operation is started.
received. If so, set to stop after the data is received.
bit is set to 1, read the receive data in the SSRDR
register. When the SSRDR register is read, the
RDRF bit is automatically set to 0.
RSSTP bit to 1 and stop after the data is
received.
receive operation is completed, set the RSSTP bit to
0 and the RE bit to 0 before reading the last 1 byte
of data. If the SSRDR register is read before setting
the RE bit to 0, the receive operation is restarted
again.
16. Clock Synchronous Serial Interface

Related parts for R5F21275SNFP#U0