R5F21275SNFP#U0 Renesas Electronics America, R5F21275SNFP#U0 Datasheet - Page 334

IC R8C/27 MCU FLASH 32LQFP

R5F21275SNFP#U0

Manufacturer Part Number
R5F21275SNFP#U0
Description
IC R8C/27 MCU FLASH 32LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/27r
Datasheet

Specifications of R5F21275SNFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
LED, POR, Voltage Detect, WDT
Number Of I /o
25
Program Memory Size
24KB (24K x 8)
Program Memory Type
FLASH
Ram Size
1.5K x 8
Voltage - Supply (vcc/vdd)
2.2 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
32-LQFP
For Use With
R0K521276S000BE - KIT DEV RSK-R8C/26-29R0E521000EPB00 - PROBE EMULATOR FOR PC7501
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F21275SNFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFP#V2
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFP#X6
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
R5F21275SNFP#U0R5F21275SNFPW4W4NG
Manufacturer:
SHARP
Quantity:
3 040
R8C/26 Group, R8C/27 Group
Rev.2.10
REJ09B0278-0210
Figure 16.42
16.3.4.3
ICDRR register
ICDRS register
ICCR1 register
ICCR1 register
ICSR register
In receive mode, data is latched at the rising edge of the transfer clock. The transfer clock is output when the
MST bit in the ICCR1 register is set to 1 and input when the MST bit is set to 0.
Figure 16.42 shows the Operating Timing in Receive Mode (Clock Synchronous Serial Mode).
The receive procedure and operation in receive mode are as follows.
by program
Processing
RDRF bit in
MST bit in
TRS bit in
(1) Set the ICE bit in the ICCR1 register to 1 (transfer operation enabled). Set bits CKS0 to CKS3 in the
(2) The output of the receive clock starts when the MST bit is set to 1 while the transfer clock is being
(3) Data is transferred from registers ICDRS to ICDRR and the RDRF bit in the ICSR register is set to 1,
(4) When the MST bit is set to 1, set the RCVD bit in the ICCR1 register to 1 (disables the next receive
Sep 26, 2008
(input)
SDA
SCL
ICCR1 register and set the MST bit (initial setting).
output.
when the receive operation is completed. Since the next byte of data is enabled when the MST bit is set
to 1, the clock is output continuously. Continuous receive is enabled by reading the ICDRR register
every time the RDRF bit is set to 1. An overrun is detected at the rise of the 8th clock cycle while the
RDRF bit is set to 1, and the AL bit in the ICSR register is set to 1. At this time, the last receive data is
retained in the ICDRR register.
operation) and read the ICDRR register. The SCL signal is fixed “H” after reception of the following
byte of data is completed.
Receive Operation
Operating Timing in Receive Mode (Clock Synchronous Serial Mode)
1
0
1
0
1
0
(2) Set MST bit to 1
(when transfer clock is output)
Page 315 of 453
b0
1
b1
Data 1
2
(3) Read ICDRR register
b6
7
b7
8
b0
Data 1
1
16. Clock Synchronous Serial Interface
Data 2
b6
7
(3) Read ICDRR register
b7
8
Data 2
1
Data 3
b0
2

Related parts for R5F21275SNFP#U0