MC9S08GT60CFD Freescale Semiconductor, MC9S08GT60CFD Datasheet - Page 183

no-image

MC9S08GT60CFD

Manufacturer Part Number
MC9S08GT60CFD
Description
MCU 8BIT 60K FLASH 48-QFN
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08GT60CFD

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
39
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-QFN Exposed Pad
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT60CFDE
Manufacturer:
ON
Quantity:
130
Part Number:
MC9S08GT60CFDE
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC9S08GT60CFDE
Manufacturer:
FREESCALE
Quantity:
20 000
OR — Receiver Overrun Flag
NF — Noise Flag
FE — Framing Error Flag
PF — Parity Error Flag
11.10.5 SCI x Status Register 2 (SCIxS2)
This register has one read-only status flag. Writes have no effect.
Freescale Semiconductor
OR is set when a new serial character is ready to be transferred to the receive data register (buffer), but
the previously received character has not been read from SCIxD yet. In this case, the new character
(and all associated error information) is lost because there is no room to move it into SCIxD. To clear
OR, read SCIxS1 with OR = 1 and then read the SCI data register (SCIxD).
The advanced sampling technique used in the receiver takes seven samples during the start bit and
three samples in each data bit and the stop bit. If any of these samples disagrees with the rest of the
samples within any bit time in the frame, the flag NF will be set at the same time as the flag RDRF gets
set for the character. To clear NF, read SCIxS1 and then read the SCI data register (SCIxD).
FE is set at the same time as RDRF when the receiver detects a logic 0 where the stop bit was expected.
This suggests the receiver was not properly aligned to a character frame. To clear FE, read SCIxS1
with FE = 1 and then read the SCI data register (SCIxD).
PF is set at the same time as RDRF when parity is enabled (PE = 1) and the parity bit in the received
character does not agree with the expected parity value. To clear PF, read SCIxS1 and then read the
SCI data register (SCIxD).
1 = Receive overrun (new SCI data lost).
0 = No overrun.
1 = Noise detected in the received character in SCIxD.
0 = No noise detected.
1 = Framing error.
0 = No framing error detected. This does not guarantee the framing is correct.
1 = Parity error.
0 = No parity error.
Reset:
Read:
Write:
Bit 7
Figure 11-10. SCI x Status Register 2 (SCIxS2)
0
0
= Unimplemented or Reserved
MC9S08GB/GT Data Sheet, Rev. 2.3
6
0
0
5
0
0
4
0
0
3
0
0
2
0
0
SCI Registers and Control Bits
1
0
0
Bit 0
RAF
0
183

Related parts for MC9S08GT60CFD