C8051F022-GQR Silicon Laboratories Inc, C8051F022-GQR Datasheet - Page 43

no-image

C8051F022-GQR

Manufacturer Part Number
C8051F022-GQR
Description
IC 8051 MCU 64K FLASH 100TQFP
Manufacturer
Silicon Laboratories Inc
Series
C8051F02xr
Datasheets

Specifications of C8051F022-GQR

Core Processor
8051
Core Size
8-Bit
Speed
25MHz
Connectivity
EBI/EMI, SMBus (2-Wire/I²C), SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, Temp Sensor, WDT
Number Of I /o
64
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4.25K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 8x8b, 8x10b; D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-TQFP, 100-VQFP
For Use With
336-1200 - DEV KIT FOR F020/F021/F022/F023
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
C8051F022-GQR
Manufacturer:
Silicon Laboratories Inc
Quantity:
10 000
Part Number:
C8051F022-GQR
0
5.
The ADC0 subsystem for the C8051F020/1 consists of a 9-channel, configurable analog multiplexer (AMUX0), a
programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated
track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data
Conversion Modes, and Window Detector are all configurable under software control via the Special Function Regis-
ters shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in
REFERENCE (C8051F020/2)” on page 91
(C8051F021/3)” on page 93
enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is
in low power shutdown when this bit is logic 0.
5.1.
Eight of the AMUX channels are available for external measurements while the ninth channel is internally connected
to an on-chip temperature sensor (temperature transfer function is shown in Figure 5.2). AMUX input pairs can be
programmed to operate in either differential or single-ended mode. This allows the user to select the best measure-
ment technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to
all single-ended inputs upon reset. There are two registers associated with the AMUX: the Channel Selection register
AMX0SL (Figure 5.6), and the Configuration register AMX0CF (Figure 5.7). The table in Figure 5.6 shows AMUX
functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount
determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 5.7). The
PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset.
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
ADC0 (12-BIT ADC, C8051F020/1 ONLY)
Analog Multiplexer and PGA
SENSOR
AGND
TEMP
AMX0CF
ADC0GTH
+
+
+
+
-
-
-
-
Figure 5.1. 12-Bit ADC0 Functional Block Diagram
AMUX
(SE or
9-to-1
DIFF)
for C8051F021/3 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is
AMX0SL
ADC0GTL
X
+
-
for C8051F020/2 devices, or
AV+
AD0EN
AGND
ADC0CF
ADC0LTH
Rev. 1.4
ADC
12-Bit
AV+
SAR
ADC0CN
ADC0LTL
Section “10. VOLTAGE REFERENCE
Start Conversion
12
24
C8051F020/1
Section “9. VOLTAGE
00
01
10
11
Comb.
12
Logic
AD0BUSY (W)
Timer 3 Overflow
CNVSTR
Timer 2 Overflow
AD0WINT
43

Related parts for C8051F022-GQR