MC68HC711E9CFNE3 Freescale Semiconductor, MC68HC711E9CFNE3 Datasheet - Page 134

IC MCU 3MHZ 12K OPT 52-PLCC

MC68HC711E9CFNE3

Manufacturer Part Number
MC68HC711E9CFNE3
Description
IC MCU 3MHZ 12K OPT 52-PLCC
Manufacturer
Freescale Semiconductor
Series
HC11r
Datasheets

Specifications of MC68HC711E9CFNE3

Core Processor
HC11
Core Size
8-Bit
Speed
3MHz
Connectivity
SCI, SPI
Peripherals
POR, WDT
Number Of I /o
38
Program Memory Size
12KB (12K x 8)
Program Memory Type
OTP
Eeprom Size
512 x 8
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-PLCC
Processor Series
HC711E
Core
HC11
Data Bus Width
8 bit
Data Ram Size
512 B
Interface Type
SCI, SPI
Maximum Clock Frequency
3 MHz
Number Of Programmable I/os
38
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC711E9CFNE3
Manufacturer:
FREESCAL
Quantity:
5 530
Part Number:
MC68HC711E9CFNE3
Manufacturer:
FREESCALE
Quantity:
1 134
Part Number:
MC68HC711E9CFNE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Timing Systems
OC1 is different from the other output compares in that a successful OC1 compare can affect any or all
five of the OC pins. The OC1 output action taken when a match is found is controlled by two 8-bit registers
with three bits unimplemented: the output compare 1 mask register, OC1M, and the output compare 1
data register, OC1D. OC1M specifies which port A outputs are to be used, and OC1D specifies what data
is placed on these port pins.
9.4.1 Timer Output Compare Registers
All output compare registers are 16-bit read-write. Each is initialized to $FFFF at reset. If an output
compare register is not used for an output compare function, it can be used as a storage location. A write
to the high-order byte of an output compare register pair inhibits the output compare function for one bus
cycle. This inhibition prevents inappropriate subsequent comparisons. Coherency requires a complete
16-bit read or write. However, if coherency is not needed, byte accesses can be used.
For output compare functions, write a comparison value to output compare registers TOC1–TOC4 and
TI4/O5. When TCNT value matches the comparison value, specified pin actions occur.
134
Register name: Timer Output Compare 1 Register (High)
Register name: Timer Output Compare 1 Register (Low)
Register name: Timer Output Compare 2 Register (High)
Register name: Timer Output Compare 2 Register (Low)
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Figure 9-8. Timer Output Compare 1 Register Pair (TOC1)
Figure 9-9. Timer Output Compare 2 Register Pair (TOC2)
Bit 15
Bit 15
Bit 7
Bit 7
Bit 7
Bit 7
Bit 7
Bit 7
1
1
1
1
Bit 14
Bit 14
Bit 6
Bit 6
1
1
1
1
6
6
6
6
M68HC11E Family Data Sheet, Rev. 5.1
Bit 13
Bit 13
Bit 5
Bit 5
5
1
5
1
5
1
5
1
Bit 12
Bit 12
Bit 4
Bit 4
4
1
4
1
4
1
4
1
Address: $1017
Address: $1019
Address: $1016
Address: $1018
Bit 11
Bit 11
Bit 3
Bit 3
3
1
3
1
3
1
3
1
Bit 10
Bit 10
Bit 2
Bit 2
2
1
2
1
2
1
2
1
Bit 9
Bit 1
Bit 9
Bit 1
1
1
1
1
1
1
1
1
Freescale Semiconductor
Bit 0
Bit 8
Bit 0
Bit 0
Bit 0
Bit 8
Bit 0
Bit 0
1
1
1
1

Related parts for MC68HC711E9CFNE3