MC68HC711E9CFNE2 Freescale Semiconductor, MC68HC711E9CFNE2 Datasheet - Page 19

• Manufacturer Part Number: MC68HC711E9CFNE2
• Description: IC MCU 8BIT 512RAM 52-PLC
• Manufacturer: Freescale Semiconductor
• Series: HC11r

Specifications of MC68HC711E9CFNE2

• Core Processor: HC11
• Core Size: 8-Bit
• Speed: 2MHz
• Connectivity: SCI, SPI
• Peripherals: POR, WDT
• Number Of I /o: 38
• Program Memory Size: 12KB (12K x 8)
• Program Memory Type: OTP
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 52-PLCC
• Processor Series: HC711E
• Core: HC11
• Data Bus Width: 8 bit
• Data Ram Size: 512 B
• Interface Type: SCI, SPI
• Maximum Clock Frequency: 2 MHz
• Number Of Programmable I/os: 38
• Number Of Timers: 8
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

M68HC11E Family — Rev. 3.2
MOTOROLA
Figure
7-8
7-9
7-10
8-1
8-2
8-3
8-4
8-5
9-1
9-2
9-3
9-4
9-5
9-6
9-7
9-8
9-9
9-10
9-11
9-12
9-13
9-14
9-15
9-16
9-17
9-18
9-19
9-20
9-21
9-22
9-23
9-24
SCI Baud Rate Generator Block Diagram . . . . . . . . . . . . . . 160
MC68HC(7)11E20 SCI Baud Rate
Interrupt Source Resolution Within SCI . . . . . . . . . . . . . . . . 163
SPI Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
SPI Transfer Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 168
Serial Peripheral Control Register (SPCR). . . . . . . . . . . . . .173
Serial Peripheral Status Register (SPSR) . . . . . . . . . . . . . . 175
Serial Peripheral Data I/O Register (SPDR). . . . . . . . . . . . . 176
Timer Clock Divider Chains . . . . . . . . . . . . . . . . . . . . . . . . . 179
Capture/Compare Block Diagram. . . . . . . . . . . . . . . . . . . . . 181
Timer Control Register 2 (TCTL2) . . . . . . . . . . . . . . . . . . . . 183
Timer Input Capture 1 Register Pair (TIC1) . . . . . . . . . . . . . 184
Timer Input Capture 2 Register Pair (TIC2) . . . . . . . . . . . . . 185
Timer Input Capture 3 Register Pair (TIC3) . . . . . . . . . . . . . 185
Timer Input Capture 4/Output
Timer Output Compare 1 Register Pair (TOC1) . . . . . . . . . . 188
Timer Output Compare 2 Register Pair (TOC2) . . . . . . . . . . 188
Timer Output Compare 3 Register Pair (TOC3) . . . . . . . . . . 189
Timer Output Compare 4 Register Pair (TOC4) . . . . . . . . . . 189
Timer Compare Force Register (CFORC) . . . . . . . . . . . . . . 190
Output Compare 1 Mask Register (OC1M) . . . . . . . . . . . . . 191
Output Compare 1 Data Register (OC1D) . . . . . . . . . . . . . . 192
Timer Counter Register (TCNT) . . . . . . . . . . . . . . . . . . . . . . 193
Timer Control Register 1 (TCTL1) . . . . . . . . . . . . . . . . . . . . 194
Timer Interrupt Mask 1 Register (TMSK1) . . . . . . . . . . . . . . 195
Timer Interrupt Flag 1 Register (TFLG1) . . . . . . . . . . . . . . . 196
Timer Interrupt Mask 2 Register (TMSK2) . . . . . . . . . . . . . . 196
Timer Interrupt Flag 2 Register (TFLG2) . . . . . . . . . . . . . . . 198
Timer Interrupt Mask 2 Register (TMSK2) . . . . . . . . . . . . . . 200
Timer Interrupt Flag 2 Register (TFLG2) . . . . . . . . . . . . . . . 201
Pulse Accumulator Control Register (PACTL) . . . . . . . . . . . 202
Pulse Accumulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .204
Generator Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . 161
Compare 5 Register Pair (TI4/O5). . . . . . . . . . . . . . . . . . 186
List of Figures
Title
Technical Data
List of Figures
Page
19