HD64F2638F20J Renesas Electronics America, HD64F2638F20J Datasheet - Page 157

• Manufacturer Part Number: HD64F2638F20J
• Description: IC H8S MCU FLASH 256K 128-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2638F20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
5.1.3
Table 5-1 summarizes the pins of the interrupt controller.
Table 5-1
Name
Nonmaskable interrupt
External interrupt
requests 5 to 0
5.1.4
Table 5-2 summarizes the registers of the interrupt controller.
Table 5-2
Name
System control register
IRQ sense control register H
IRQ sense control register L
IRQ enable register
IRQ status register
Interrupt priority register A
Interrupt priority register B
Interrupt priority register C
Interrupt priority register D
Interrupt priority register E
Interrupt priority register F
Interrupt priority register G
Interrupt priority register H
Interrupt priority register J
Interrupt priority register K
Interrupt priority register L
Interrupt priority register M
Notes: 1. Lower 16 bits of the address.
REJ09B0103-0800 Rev. 8.00
May 28, 2010
2. Can only be written with 0 for flag clearing.
Register Configuration
Pin Configuration
Interrupt Controller Pins
Interrupt Controller Registers
Symbol
NMI
IRQ5 to IRQ0 Input
SYSCR
ISR
IPRA
IPRB
IPRE
IPRF
IPRG
IPRJ
IPRK
IPRM
Abbreviation
ISCRH
ISCRL
IER
IPRC
IPRD
IPRH
IPRL
I/O
Input
Function
Nonmaskable external interrupt; rising or
falling edge can be selected
Maskable external interrupts; rising, falling, or
both edges, or level sensing, can be selected
R/W
R/W
R/W
R/W
R/W
R/W
R/(W) *
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
2
H'01
H'77
H'77
H'77
H'77
H'77
H'77
H'77
H'77
Initial Value
H'00
H'00
H'00
H'00
H'77
H'77
H'77
H'77
Section 5 Interrupt Controller
Address *
H'FDE5
H'FE12
H'FE13
H'FE14
H'FE15
H'FEC0
H'FEC1
H'FEC2
H'FEC3
H'FEC4
H'FEC5
H'FEC6
H'FEC7
H'FEC9
H'FECA
H'FECB
H'FECC
Page 107 of 1458
1