HD64F2638F20J Renesas Electronics America, HD64F2638F20J Datasheet - Page 69

• Manufacturer Part Number: HD64F2638F20J
• Description: IC H8S MCU FLASH 256K 128-QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8S/2600r

Specifications of HD64F2638F20J

• Core Processor: H8S/2600
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: CAN, SCI, SmartCard
• Peripherals: Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 72
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 128-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

H8S/2639, H8S/2638, H8S/2636,
H8S/2630, H8S/2635 Group
Type
Operating mode
control
System control
Interrupts
Address bus
Data bus
Bus control
REJ09B0103-0800 Rev. 8.00
May 28, 2010
Symbol
MD2 to MD0
RES
STBY
FWE *
IRQ5 to IRQ0 Input
A23 to A0
D15 to D0
AS
RD
HWR
NMI
2
I/O
Input
Input
Input
Input
Input
Output
I/O
Output
Output
Output
Name and Function
Mode pins: These pins set the operating mode.
The relation between the settings of pins MD2 to MD0
and the operating mode is shown below. These pins
should not be changed while the H8S/2636 is
operating.
MD2
0
1
Reset input: When this pin is driven low, the chip is
reset.
Standby: When this pin is driven low, a transition is
made to hardware standby mode.
Flash write enable: Pin for flash memory use (in
planning stage).
Nonmaskable interrupt: Requests a nonmaskable
interrupt. When this pin is not used, it should be fixed
high.
Interrupt request 5 to 0: These pins request a
maskable interrupt.
Address bus: These pins output an address.
Data bus: These pins constitute a bidirectional data
bus.
Address strobe: When this pin is low, it indicates that
address output on the address bus is enabled.
Read: When this pin is low, it indicates that the
external address space can be read.
High write: A strobe signal that writes to external space
and indicates that the upper half (D15 to D8) of the
data bus is enabled.
MD1
0
1
0
1
MD0
0
1
0
1
0
1
0
1
Operating Mode
—
—
—
—
Mode 4
Mode 5
Mode 6
Mode 7
Section 1 Overview
Page 19 of 1458