IC MCU 8BIT FLASH 38-TSSOP

 

SAK-XC866L-1FRA AB

Manufacturer Part NumberSAK-XC866L-1FRA AB
DescriptionIC MCU 8BIT FLASH 38-TSSOP
ManufacturerInfineon Technologies
SeriesXC8xx
SAK-XC866L-1FRA AB datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of SAK-XC866L-1FRA AB

Core ProcessorXC800Core Size8-Bit
Speed86MHzConnectivityLIN, SSI, UART/USART
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber Of I /o19
Program Memory Size4KB (4K x 8)Program Memory TypeFLASH
Ram Size768 x 8Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 V
Data ConvertersA/D 8x10bOscillator TypeInternal
Operating Temperature-40°C ~ 125°CPackage / Case38-TSSOP
Data Bus Width8 bitData Ram Size750 B
Interface TypeUART, SSCMaximum Clock Frequency26.67 MHz
Number Of Programmable I/os27Number Of Timers3
Operating Supply Voltage3.3 V, 5 VMaximum Operating Temperature+ 125 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
On-chip Adc10 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Other namesSP000235421
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
Page 108/116

Download datasheet (2Mb)Embed
PrevNext
4.3.3
Power-on Reset and PLL Timing
Table 42
Power-On Reset and PLL Timing (Operating Conditions apply)
Parameter
Pad operating voltage
On-Chip Oscillator
start-up time
Flash initialization time
1)
RESET hold time
PLL lock-in in time
PLL accumulated jitter
1)
RESET signal has to be active (low) until
2)
PLL lock at 80 MHz using a 4 MHz external oscillator. The PLL Divider settings are K = 2, N = 40 and P = 1.
VDDP
V
PAD
VDDC
t
OSCST
OSC
PLL
Flash State
t
RST
RESET
Pads
2)
1)
1)Pad state undefined
I)until EVR is stable
Figure 42
Power-on Reset Timing
Data Sheet
Symbol
Limit Values
min. typ.
max.
V
CC 2.3
PAD
t
500
OSCST
CC
t
CC –
160
FINIT
t
SR
500
RST
t
CC –
200
LOCK
D
0.7
P
V
has reached 90% of its maximum value (typ. 2.5V).
DDC
PLL unlock
t
LOCK
Reset
Initialization
t
3)
2)ENPS control 3)As Programmed
III) until Flash go
II)until PLL is locked
to Ready-to-Read
104
Electrical Parameters
Unit Test Conditions
V
ns
µs
V
µs
rise time
DDP
(10% – 90%) ≤ 500µs
µs
2)
ns
PLL lock
Ready to Read
FINIT
IV) CPU reset is released; Boot
ROM software begin execution
V1.2, 2007-10
XC866