IC MCU 8BIT FLASH 38-TSSOP

 

SAK-XC866L-1FRA AB

Manufacturer Part NumberSAK-XC866L-1FRA AB
DescriptionIC MCU 8BIT FLASH 38-TSSOP
ManufacturerInfineon Technologies
SeriesXC8xx
SAK-XC866L-1FRA AB datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of SAK-XC866L-1FRA AB

Core ProcessorXC800Core Size8-Bit
Speed86MHzConnectivityLIN, SSI, UART/USART
PeripheralsBrown-out Detect/Reset, POR, PWM, WDTNumber Of I /o19
Program Memory Size4KB (4K x 8)Program Memory TypeFLASH
Ram Size768 x 8Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 V
Data ConvertersA/D 8x10bOscillator TypeInternal
Operating Temperature-40°C ~ 125°CPackage / Case38-TSSOP
Data Bus Width8 bitData Ram Size750 B
Interface TypeUART, SSCMaximum Clock Frequency26.67 MHz
Number Of Programmable I/os27Number Of Timers3
Operating Supply Voltage3.3 V, 5 VMaximum Operating Temperature+ 125 C
Mounting StyleSMD/SMTMinimum Operating Temperature- 40 C
On-chip Adc10 bit, 8 ChannelLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Other namesSP000235421
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
Page 53/116

Download datasheet (2Mb)Embed
PrevNext
3.4.3
Interrupt Priority
Each interrupt source, except for NMI, can be individually programmed to one of the four
possible priority levels. The NMI has the highest priority and supersedes all other
interrupts. Two pairs of interrupt priority registers (IP and IPH, IP1 and IPH1) are
available to program the priority level of each non-NMI interrupt vector.
A low-priority interrupt can be interrupted by a high-priority interrupt, but not by another
interrupt of the same or lower priority. Further, an interrupt of the highest priority cannot
be interrupted by any other interrupt source.
If two or more requests of different priority levels are received simultaneously, the
request of the highest priority is serviced first. If requests of the same priority are
received simultaneously, then an internal polling sequence determines which request is
serviced first. Thus, within each priority level, there is a second priority structure
determined by the polling sequence shown in
Table 18
Priority Structure within Interrupt Level
Source
Non-Maskable Interrupt (NMI)
External Interrupt 0
Timer 0 Interrupt
External Interrupt 1
Timer 1 Interrupt
UART Interrupt
Timer 2,Fractional Divider, LIN Interrupts 6
ADC Interrupt
SSC Interrupt
External Interrupt 2
External Interrupt [6:3]
CCU6 Interrupt Node Pointer 0
CCU6 Interrupt Node Pointer 1
CCU6 Interrupt Node Pointer 2
CCU6 Interrupt Node Pointer 3
Data Sheet
Functional Description
Table
18.
Level
(highest)
1
2
3
4
5
7
8
9
10
11
12
13
14
49
XC866
V1.2, 2007-10