UPD78F1144AGB-GAH-AX Renesas Electronics America, UPD78F1144AGB-GAH-AX Datasheet - Page 563

• Manufacturer Part Number: UPD78F1144AGB-GAH-AX
• Description: MCU 16BIT 78K0R/KX3 64-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Kx3r

Specifications of UPD78F1144AGB-GAH-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LVD, POR, PWM, WDT
• Number Of I /o: 50
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

<R>
software trigger.
The fist trigger for consecutive transmission is not started by the interrupt of CSI. In this example, it start by a
CSI transmission of the second time and onward is automatically executed.
A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.
Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.
Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for
occurrence of the interrupt of DMA0 (INTDMA0), set DST0 to 0 and then DEN0 to 0 (for details, refer to
14.5.7 Forcible termination by software).
Setting for CSI transfer
Figure 14-7. Setting Example of CSI Consecutive Transmission
DRA0 = F100H
DBC0 = 0100H
DMC0 = 46H
User program
DSA0 = 10H
processing
DEN0 = 1
DST0 = 1
STG0 = 1
Occurrence of
INTDMA0
Start
CHAPTER 14 DMA CONTROLLER
User’s Manual U17854EJ9V0UD
DST0 = 0
DEN0 = 0
DMA is started.
INTCSI00 occurs.
RETI
End
Note
DMA0 transfer
transmission
CSI
Hardware operation
561