SAB-C161S-L25M AA

Manufacturer Part NumberSAB-C161S-L25M AA
DescriptionIC MICROCONTROLLER 16BIT MQFP80
ManufacturerInfineon Technologies
SeriesC16xx
SAB-C161S-L25M AA datasheet
 

Specifications of SAB-C161S-L25M AA

Core ProcessorC166Core Size16-Bit
Speed25MHzConnectivityEBI/EMI, SPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o63
Program Memory TypeROMlessRam Size2K x 8
Voltage - Supply (vcc/vdd)4.5 V ~ 5.5 VOscillator TypeExternal
Operating Temperature0°C ~ 70°CPackage / Case80-SQFP
Data Bus Width16 bitData Ram Size2 KB
Interface TypeASC, SSCMaximum Clock Frequency25 MHz
Number Of Programmable I/os63Number Of Timers5
Maximum Operating Temperature+ 70 CMounting StyleSMD/SMT
Minimum Operating Temperature0 CPackagesPG-MQFP-80
Max Clock Frequency25.0 MHzSram (incl. Cache)2.0 KByte
Program Memory0.0 KByteLead Free Status / RoHS StatusLead free / RoHS Compliant
Eeprom Size-Program Memory Size-
Data Converters-Other namesB161SL25MAAXT
SABC161SL25MAAXT
SP000014739
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
Page 1/75

Download datasheet (2Mb)Embed
Next
D a t a S h e e t , V 1. 0 , N o v . 20 0 3
C161S
1 6 - B i t S i n g l e - C h i p M i c r o c o n t r o l l er
M i c r o c o n t r o l l er s
N e v e r
s t o p
t h i n k i n g .

SAB-C161S-L25M AA Summary of contents

  • Page 1

    C161S ...

  • Page 2

    ... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...

  • Page 3

    C161S ...

  • Page 4

    C161S Revision History: Previous Version: Page Subjects (major changes since last revision) We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve ...

  • Page 5

    Single-Chip Microcontroller C166 Family C161S 1 Summary of Features • High Performance 16-bit CPU with 4-Stage Pipeline – Instruction Cycle Time at 25 MHz CPU Clock – 400 ns Multiplication (16 – Enhanced Boolean Bit Manipulation Facilities ...

  • Page 6

    ... Table 1 C161S Derivative Synopsis Derivative SAB-C161S-L25M SAF-C161S-L25M SAB-C161S-LM3V SAF-C161S-LM3V For simplicity all versions are referred to by the term C161S throughout this document. Ordering Information The ordering code for Infineon microcontrollers provides an exact reference to the required product. This ordering code identifies: • ...

  • Page 7

    General Device Information 2.1 Introduction The C161S is a derivative of the Infineon C166 Family of full featured single-chip CMOS microcontrollers. It combines high CPU performance (up to 12.5 million instructions per second) with high peripheral functionality and enhanced ...

  • Page 8

    Pin Configuration and Definition XTAL1 2 XTAL2 P3.2/CAPIN 5 P3.3/T3OUT 6 P3.4/T3EUD 7 P3.5/T4IN 8 P3.6/T3IN 9 P3.7/T2IN 10 P3.8/MRST 11 P3.9/MTSR 12 P3.10/TxD0 13 P3.11/RxD0 14 P3.12/BHE/WRH 15 P3.13/SCLK 16 P4.0/A16 ...

  • Page 9

    Table 2 Pin Definitions and Functions Symbol Pin Input No. Outp. XTAL1 2 I XTAL2 P3.8 11 I/O ...

  • Page 10

    Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input No. Outp WR WRL ALE PORT0 IO P0L.0-7 29-36 P0H.0-7 39-46 Data Sheet Function External Memory Read Strobe ...

  • Page 11

    Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input No. Outp. PORT1 IO P1L.0-7 47-54 P1H.0-7 55-62 RSTIN 65 I/O RST 66 O OUT NMI 67 I Data Sheet Function PORT1 consists of the two 8-bit bidirectional I/O ports ...

  • Page 12

    Table 2 Pin Definitions and Functions (cont’d) Symbol Pin Input No. Outp P2. P2. P2. ...

  • Page 13

    Note: The following behavioural differences must be observed when the bidirectional reset is active: • Bit BDRSTEN in register SYSCON cannot be changed after EINIT and is cleared automatically after a reset. • The reset indication flags always indicate a ...

  • Page 14

    Functional Description The architecture of the C161S combines advantages of both RISC and CISC processors and of advanced peripheral subsystems in a very well-balanced way. In addition the on- chip memory blocks allow the design of compact systems with ...

  • Page 15

    ... Mbytes of external RAM and/or ROM can be connected to the microcontroller. The maximum contiguous external address space is 4 Mbytes, i.e. this is the maximum address window size. Using the chip-select lines (multiple windows) this results in a maximum usable external address space of 16 Mbytes. Data Sheet Functional Description ...

  • Page 16

    External Bus Controller All of the external memory accesses are performed by a particular on-chip External Bus Controller (EBC). It can be programmed either to Single Chip Mode when no external memory is required one of four ...

  • Page 17

    Central Processing Unit (CPU) The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware has been spent for a separate multiply and divide unit, a ...

  • Page 18

    A system stack 1024 words is provided as a storage for temporary data. The system stack is allocated in the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two ...

  • Page 19

    Interrupt System With an interrupt response time within a range from just CPU clocks (in case of internal program execution), the C161S is capable of reacting very fast to the occurrence of non-deterministic events. The architecture ...

  • Page 20

    Table 3 C161S Interrupt Nodes Source of Interrupt or PEC Service Request Unassigned node External Interrupt 1 External Interrupt 2 External Interrupt 3 External Interrupt 4 External Interrupt 5 External Interrupt 6 External Interrupt 7 GPT1 Timer 2 GPT1 Timer ...

  • Page 21

    The C161S also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so-called ‘Hardware Traps’. Hardware traps cause immediate non-maskable system reaction which is similar to a standard interrupt service (branching to ...

  • Page 22

    General Purpose Timer (GPT) Unit The GPT unit represents a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, ...

  • Page 23

    T2EUD CPU T2IN CPU T3IN T3EUD T4IN CPU T4EUD … 10 Figure 5 Block Diagram of GPT1 With its maximum resolution of ...

  • Page 24

    The capture trigger (timer T5 to CAPREL) may also be generated upon transitions of GPT1 timer T3’s inputs T3IN and/or T3EUD. This is especially advantageous when T3 operates in Incremental Interface Mode SYS Control T3IN/ ...

  • Page 25

    Real Time Clock The Real Time Clock (RTC) module of the C161S consists of a chain of 3 divider blocks, a fixed 8:1 divider, the reloadable 16-bit timer T14, and the 32-bit RTC timer (accessible via registers RTCH and ...

  • Page 26

    Serial Channels Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC). The ASC0 is upward compatible ...

  • Page 27

    ... Parallel Ports The C161S provides I/O lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The I/O ports are true bidirectional ports which are switched to high impedance state when configured as inputs ...

  • Page 28

    ... Note: The CPU clock source is only switched back to the oscillator clock after a hardware reset. The oscillator watchdog can be disabled by setting bit OWDDIS in register SYSCON. In this case (OWDDIS = ‘1’) the PLL remains idle and provides no clock signal, while the CPU clock signal is derived directly from the oscillator clock or via prescaler or SDD. Also no interrupt request will be generated in case of a missing oscillator clock ...

  • Page 29

    ... Peripheral Management permits temporary disabling of peripheral modules (control via register SYSCON3). Each peripheral can separately be disabled/enabled. A group control option disables a major part of the peripheral set by setting one single bit. The on-chip RTC supports intermittent operation of the C161S by generating cyclic wake-up signals. This offers full performance to quickly react on action requests while the intermittent sleep phases greatly reduce the average power consumption of the system ...

  • Page 30

    ... BAND, BOR, AND/OR/XOR direct bit with direct bit BXOR BCMP Compare direct bit to direct bit BFLDH/L Bitwise modify masked high/low byte of bit-addressable direct word memory with immediate data CMP(B) Compare word (byte) operands CMPD1/2 Compare word data to GPR and decrement GPR by 1/2 ...

  • Page 31

    ... Software Reset IDLE Enter Idle Mode PWRDN Enter Power Down Mode (supposes NMI-pin being low) SRVWDT Service Watchdog Timer DISWDT Disable Watchdog Timer EINIT Signify End-of-Initialization on RSTOUT-pin ATOMIC Begin ATOMIC sequence EXTR Begin EXTended Register sequence EXTP(R) Begin EXTended Page (and Register) sequence ...

  • Page 32

    ... SFRs which are implemented in the C161S in alphabetical order. The following markings assist in classifying the listed registers: “b” in the “Name” column marks Bit-addressable SFRs. “E” in the “Physical Address” column marks (E)SFRs in the Extended SFR-Space. “X” in the “Physical Address” column marks registers within on-chip X-peripherals. ...

  • Page 33

    Table 6 C161S Registers, Ordered by Name (cont’d) Name Physical Address CP FE10 H CRIC b FF6A H CSP FE08 H DP0H b F102 H DP0L b F100 H DP1H b F106 H DP1L b F104 H DP2 b FFC2 ...

  • Page 34

    Table 6 C161S Registers, Ordered by Name (cont’d) Name Physical Address P0L b FF00 H P1H b FF06 H P1L b FF04 FFC0 FFC4 FFC8 FFA2 H P6 ...

  • Page 35

    Table 6 C161S Registers, Ordered by Name (cont’d) Name Physical Address S0TBUF FEB0 H S0TIC b FF6C H SP FE12 H SSCBR F0B4 H SSCCON b FFB2 H SSCEIC b FF76 H SSCRB F0B2 H SSCRIC b FF74 H SSCTB ...

  • Page 36

    Table 6 C161S Registers, Ordered by Name (cont’d) Name Physical Address T5IC b FF66 H T6 FE48 H T6CON b FF48 H T6IC b FF68 H TFR b FFAC H WDT FEAE H WDTCON b FFAE H XP0IC b F186 ...

  • Page 37

    Electrical Parameters 4.1 Absolute Maximum Ratings Table 7 Absolute Maximum Rating Parameters Parameter Storage temperature Junction temperature V Voltage on pins with DD V respect to ground ( ) SS Voltage on any pin with V respect to ground ...

  • Page 38

    ... < Electrical Parameters Unit Notes V Active mode MHz CPUmax V Power down mode V Active mode MHz CPUmax V Power down mode V Reference voltage 2)3) mA Per pin – C SAB-C161S … C SAF-C161S … C SAK-C161S … - 0.5 V). The absolute sum of input overload V1.0, 2003-11 C161S ...

  • Page 39

    Parameter Interpretation The parameters listed in the following partly represent the characteristics of the C161S and partly its demands on the system. To aid in interpreting the parameters right, when evaluating them for a design, they are marked in ...

  • Page 40

    DC Parameters Table 9 DC Characteristics (Standard Supply Voltage Range) (Operating Conditions apply) Parameter Input low voltage (TTL, all except XTAL1) Input low voltage XTAL1 Input high voltage (TTL, all except RSTIN and XTAL1) Input high voltage RSTIN (when ...

  • Page 41

    Table 9 DC Characteristics (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) Parameter 7) Port 6 active current PORT0 configuration current XTAL1 input current 8) Pin capacitance (digital inputs/outputs) 1) Keeping signal levels within the levels specified in this table, ...

  • Page 42

    Table 10 DC Characteristics (Reduced Supply Voltage Range) (Operating Conditions apply) Parameter Input low voltage (TTL, all except XTAL1) Input low voltage XTAL1 Input high voltage (TTL, all except RSTIN and XTAL1) Input high voltage RSTIN (when operated as input) ...

  • Page 43

    Table 10 DC Characteristics (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) Parameter PORT0 configuration current XTAL1 input current 8) Pin capacitance (digital inputs/outputs) 1) Keeping signal levels within the levels specified in this table, ensures operation without overload conditions. ...

  • Page 44

    ... PLL off, SDD factor = 32 Sleep and Power down mode supply current with RTC running Sleep and Power down mode supply current with RTC disabled 1) The supply current is a function of the operating frequency. This dependency is illustrated in These parameters are tested ...

  • Page 45

    ... PLL off, SDD factor = 32 Sleep and Power down mode supply current with RTC running Sleep and Power down mode supply current with RTC disabled 1) The supply current is a function of the operating frequency. This dependency is illustrated in These parameters are tested ...

  • Page 46

    I [mA] 100 Figure 8 Supply and Idle Current as a Function of Operating Frequency Data Sheet C161S Electrical Parameters I DD5max I DD5typ I DD3max I DD3typ I IDX5max I IDX5typ ...

  • Page 47

    3000 2500 1500 1000 500 10 Figure 9 Sleep and Power Down Supply Current as a Function of Oscillator Frequency Data Sheet C161S Electrical Parameters I IDO5max I IDO5typ I IDO3max I IDO3typ I ...

  • Page 48

    Timing Characteristics 5.1 Definition of Internal Timing The internal operation of the C161S is controlled by the internal CPU clock edges of the CPU clock can trigger internal (e.g. pipeline) or external (e.g. bus cycles) operations. The specification of ...

  • Page 49

    PORT0 (P0H), i.e. bitfield CLKCFG represents the logic levels on pins P0.15-13 (P0H.7-5). Table 13 associates the combinations of these three bits with the respective clock generation mode. Table 13 C161S Clock Generation ...

  • Page 50

    The timings listed in the AC Characteristics that refer to TCLs therefore must be calculated using the minimum TCL that is possible under the respective circumstances. The actual minimum value for TCL depends on the jitter of the PLL. As ...

  • Page 51

    ... Direct Drive When direct drive is configured (CLKCFG = 011 disabled and the CPU clock is directly driven from the internal oscillator with the input clock signal. f The frequency of directly follows the frequency of CPU f (i.e. the duration of an individual TCL) is defined by the duty cycle of the input clock ...

  • Page 52

    External Clock Drive XTAL1 Table 14 External Clock Drive XTAL1 (Operating Conditions apply) Parameter Symbol t Oscillator SR 40 OSC period 2) t High time Low time Rise time ...

  • Page 53

    Testing Waveforms 2 inputs during testing are driven at 2.4 V for a logic 1’ and 0.45 V for a logic 0’. Timing measurements are made at Figure 13 Input Output Waveforms V + 0.1 ...

  • Page 54

    Memory Cycle Variables The timing tables below use three variables which are derived from the BUSCONx registers and represent the special characteristics of the programmed memory cycle. Table 15 describes, how these variables are to be computed. Table 15 Memory ...

  • Page 55

    Table 16 Multiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter RD, WR low time (with RW-delay) RD, WR low time (no RW-delay valid data in (with RW-delay) ...

  • Page 56

    Table 16 Multiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter ALE fall. edge to RdCS, WrCS (with RW delay) ALE fall. edge to RdCS, WrCS (no RW delay) Address ...

  • Page 57

    Table 17 Multiplexed Bus (Reduced Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter ALE high time Address setup to ALE Address hold after ALE ALE falling edge to RD, WR (with RW-delay) ALE ...

  • Page 58

    Table 17 Multiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter Data valid to WR Data hold after WR ALE rising edge after RD, WR Address hold after RD, WR ...

  • Page 59

    Table 17 Multiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 6 TCL + 2 Parameter Data valid to WrCS Data hold after RdCS Data float after RdCS Address hold after RdCS, WrCS Data hold ...

  • Page 60

    ALE CSxL A23-A16 (A15-A8) BHE, CSxE t Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 15 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Normal ALE Data Sheet ...

  • Page 61

    ALE t 38 CSxL A23-A16 (A15-A8) BHE, CSxE t 6 Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 16 External Memory Cycle: Multiplexed Bus, With Read/Write Delay, Extended ALE Data Sheet t 16 ...

  • Page 62

    ALE CSxL A23-A16 (A15-A8) BHE, CSxE Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 17 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Normal ALE Data Sheet ...

  • Page 63

    ALE t 38 CSxL A23-A16 (A15-A8) BHE, CSxE t 6 Read Cycle BUS RD RdCSx Write Cycle BUS WR, WRL, WRH WrCSx Figure 18 External Memory Cycle: Multiplexed Bus, No Read/Write Delay, Extended ALE Data Sheet t 16 ...

  • Page 64

    Table 18 Demultiplexed Bus (Standard Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter ALE high time Address setup to ALE ALE falling edge to RD, WR (with RW-delay) ALE falling edge to RD, ...

  • Page 65

    Table 18 Demultiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data hold after WR ALE rising edge after RD Address hold after WR 3) ALE falling edge ...

  • Page 66

    Table 18 Demultiplexed Bus (Standard Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data float after RdCS 1) (no RW-delay) Address hold after RdCS, WrCS Data hold after WrCS t 1) RW-delay ...

  • Page 67

    Table 19 Demultiplexed Bus (Reduced Supply Voltage Range) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter ALE high time Address setup to ALE ALE falling edge to RD, WR (with RW-delay) ALE falling edge to RD, ...

  • Page 68

    Table 19 Demultiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data hold after WR ALE rising edge after RD Address hold after WR 3) ALE falling edge ...

  • Page 69

    Table 19 Demultiplexed Bus (Reduced Supply Voltage Range) (cont’d) (Operating Conditions apply) ALE cycle time = 4 TCL + 2 Parameter Data float after RdCS 1) (no RW-delay) Address hold after RdCS, WrCS Data hold after WrCS t 1) RW-delay ...

  • Page 70

    ALE CSxL A23-A16 A15-A0 BHE, CSxE t Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 19 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Normal ALE Data Sheet t ...

  • Page 71

    ALE t 38 CSxL A23-A16 A15-A0 BHE CSxE Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 20 External Memory Cycle: Demultiplexed Bus, With Read/Write Delay, Extended ALE ...

  • Page 72

    ALE CSxL A23-A16 A15-A0 BHE, CSxE t Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 21 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Normal ALE Data Sheet t ...

  • Page 73

    ALE t 38 CSxL A23-A16 A15-A0 BHE, CSxE t 6 Read Cycle BUS (D15-D8) D7-D0 RD RdCSx Write Cycle BUS (D15-D8) D7-D0 WR, WRL, WRH WrCSx Figure 22 External Memory Cycle: Demultiplexed Bus, No Read/Write Delay, Extended ALE ...

  • Page 74

    Package Outlines 0.65 0.3 ±0. Index Marking 1) Does not include plastic or metal protrusion of 0.25 max. per side Figure 23 P-MQFP-80-7 (Plastic Metric Quad Flat Package) You can find all of our packages, sorts of ...

  • Page 75

    ... Published by Infineon Technologies AG ...