UPD78F1146AGB-GAH-AX Renesas Electronics America, UPD78F1146AGB-GAH-AX Datasheet - Page 561

no-image

UPD78F1146AGB-GAH-AX

Manufacturer Part Number
UPD78F1146AGB-GAH-AX
Description
MCU 16BIT 78K0R/KX3 64-LQFP
Manufacturer
Renesas Electronics America
Series
78K0R/Kx3r
Datasheet

Specifications of UPD78F1146AGB-GAH-AX

Core Processor
78K/0R
Core Size
16-Bit
Speed
20MHz
Connectivity
3-Wire SIO, I²C, LIN, UART/USART
Peripherals
DMA, LVD, POR, PWM, WDT
Number Of I /o
50
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
12K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F1146AGB-GAH-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
14.4.2 Transfer mode
register.
interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed
time intervals by using a timer.
14.4.3 Termination of DMA transfer
(INTDMAn) is generated and transfer is terminated.
when transfer is terminated.
DRSn
The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of the DMCn
By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial
When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request
When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, the DBCn and DRAn registers hold the value
The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.
0
0
1
1
Remark
DSn
0
1
0
1
n: DMA channel number (n = 0, 1)
Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)
CHAPTER 14 DMA CONTROLLER
User’s Manual U17854EJ9V0UD
DMA Transfer Mode
559

Related parts for UPD78F1146AGB-GAH-AX