SAK-TC1762-128F66HL AC Infineon Technologies, SAK-TC1762-128F66HL AC Datasheet
SAK-TC1762-128F66HL AC
Specifications of SAK-TC1762-128F66HL AC
Related parts for SAK-TC1762-128F66HL AC
SAK-TC1762-128F66HL AC Summary of contents
Page 1
TC1762 ...
Page 2
... Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body support and/or maintain and sustain and/or protect human life ...
Page 3
TC1762 ...
Page 4
... MLI timing, maximum operating frequency limit is extended, t31 is added. 106 Thermal resistance junction leads is updated. Trademarks TriCore® trademark of Infineon Technologies AG. We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. ...
Page 5
Preliminary Table of Contents 1 Summary of Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Preliminary 4.2.1 Input/Output Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 7
Preliminary 1 Summary of Features The TC1762 has the following features: • High-performance 32-bit super-scaler TriCore v1.3 CPU with 4-stage pipeline – Superior real-time performance – Strong bit handling – Fully integrated DSP capabilities – Single precision Floating Point Unit ...
Page 8
Preliminary • 32 analog input lines for ADC and FADC • 81 digital general purpose I/O lines • Digital I/O ports with 3.3 V capability • On-chip debug support for OCDS Level 1 and 2 (CPU, DMA) • Dedicated Emulation ...
Page 9
... For the available ordering codes for the TC1762, please refer to the “Product Catalog Microcontrollers” that summarizes all available microcontroller variants. This document describes the derivatives of the device.The derivatives and summarizes the differences. Table 1-1 TC1762 Derivative Synopsis Derivative SAK-TC1762-128F66HL SAK-TC1762-128F80HL Data Sheet Table 1-1 Ambient Temperature Range - +125 C ...
Page 10
Preliminary 2 General Device Information Chapter 2 provides the general information for the TC1762. 2.1 Block Diagram Figure 2-1 shows the TC1762 block diagram. PMI 8 KB SPRAM 8 KB ICACHE PMU 16 KB BROM 1024 KB Pflash 16 KB ...
Page 11
Preliminary 2.2 Logic Symbol Figure 2-2 shows the TC1762 logic symbol. PORST HDRST General Control NMI BYPASS TESTMODE FCLP 0A FCLN0 MSC0 Control SOP0A SON0 AN[35:0] ADC Analog Inputs DDMF V SSMF V ADC/FADC Analog DDAF Power ...
Page 12
Preliminary 2.3 Pin Configuration Figure 2-3 shows the TC1762 pin configuration. OCDSDBG0/OUT40/IN40/P5.0 1 OCDSDBG1/OUT41/IN41/P5.1 2 OCDSDBG2/OUT42/IN42/P5.2 3 OCDSDBG3/OUT43/IN43/P5.3 4 OCDSDBG4/OUT44/IN44/P5.4 5 OCDSDBG5/OUT45/IN45/P5.5 6 OCDSDBG6/OUT46/IN46/P5.6 7 OCDSDBG7/OUT47/IN47/P5.7 8 TRCLK DDP OCDSDBG8/RDATA0B/P5.8 13 ...
Page 13
Preliminary 2.4 Pad Driver and Input Classes Overview The TC1762 provides different types and classes of input and output lines. For understanding of the abbreviations in gives an overview on the pad type and class types. Data Sheet General Device ...
Page 14
Preliminary 2.5 Pin Definitions and Functions Table 2-1 shows the TC1762 pin definitions and functions. Table 2-1 Pin Definitions and Functions Symbol Pins I/O Pad Driver Class Parallel Ports P0 I/O A1 P0.0 145 P0.1 146 P0.2 147 P0.3 148 ...
Page 15
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P1 I P1.4 107 A1 P1.5 108 A1 P1.6 109 A1 P1.7 110 A1 ...
Page 16
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P2 I ...
Page 17
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P2.8 164 A2 P2.9 160 A2 P2.10 161 A2 P2.11 162 A2 P2.12 163 A2 P2.13 165 A1 Data Sheet Power Functions Supply SLSO04 EN00 SLSO05 ...
Page 18
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P3 I/O P3.0 136 A2 P3.1 135 A2 P3.2 129 A2 P3.3 130 A2 P3.4 132 A2 P3.5 126 A2 P3.6 127 A2 P3.7 131 A2 ...
Page 19
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P4 I/O P4.[3: Data Sheet Power Functions Supply V Port 4 / Hardware Configuration ...
Page 20
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P5 I/O A2 P5.0 1 P5.1 2 P5.2 3 P5.3 4 P5.4 5 P5.5 6 P5.6 7 P5.7 8 Data Sheet Power Functions Supply V Port ...
Page 21
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class P5.8 13 P5.9 14 P5.10 15 P5.11 16 P5.12 17 P5.13 18 P5.14 19 P5.15 20 Data Sheet Power Functions Supply OCDSDBG8 RDATA0B OCDSDBG9 RVALID0B OCDSDBG10 ...
Page 22
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class MSC0 Outputs C FCLP0A 157 O FCLN0 156 O SOP0A 159 O SON0 158 O Data Sheet Power Functions Supply V LVDS MSC Clock and Data ...
Page 23
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class Analog Inputs AN[35: AN0 67 AN1 66 AN2 65 AN3 64 AN4 63 AN5 62 AN6 61 AN7 36 AN8 60 AN9 59 AN10 ...
Page 24
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class AN31 AN32 31 AN33 30 AN34 29 AN35 28 System I/O TRST 114 I A2 TCK 115 I A2 TDI 111 I A1 ...
Page 25
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class Power Supplies V 54 – – DDM V 53 – – SSM V 24 – – DDMF V 25 – – SSMF V 23 – – ...
Page 26
Preliminary Table 2-1 Pin Definitions and Functions (cont’d) Symbol Pins I/O Pad Driver Class V 11, – – DDP 69, 83, 100, 124, 154, 171, 139 V 12, – – SS 70, 85, 101, 125, 155, 172, 140 ...
Page 27
Preliminary Table 2-2 List of Pull-up/Pull-down Reset Behavior of the Pins Pins All GPIOs, TDI, TMS, TDO HDRST BYPASS TRST, TCK TRCLK BRKIN, BRKOUT, TESTMODE NMI, PORST Data Sheet General Device Information PORST = 0 Pull-up Drive-low Pull-up High-impedance High-impedance ...
Page 28
Preliminary 3 Functional Description Chapter 3 provides an overview of the TC1762 functional description. 3.1 System Architecture and On-Chip Bus Systems The TC1762 has two independent on-chip buses (see also TC1762 block diagram on Page 2-6): • Local Memory Bus ...
Page 29
Preliminary 3.2 On-Chip Memories As shown in the TC1762 block diagram on on-chip memories that are used as program or data memory. • Program memory in PMU – 16 Kbyte Boot ROM (BROM) – 1024 Kbyte Program Flash (PFlash) • ...
Page 30
Preliminary Features of Data Flash • 16 Kbyte on-chip data Flash memory, organized in two 8 Kbyte banks • Usable for data storage with EEPROM functionality • 128 Byte of program interface – 128 bytes are programmed into one DFLASH ...
Page 31
Preliminary 3.3 Architectural Address Map Table 3-1 shows the overall architectural address map as defined for the TriCore and as implemented in TC1762. Table 3-1 TC1762 Architectural Address Map Seg- Contents Size ment 0-7 Global 8 x 256 Mbyte 8 ...
Page 32
Preliminary 3.4 Memory Protection System The TC1762 memory protection system specifies the addressable range and read/write permissions of memory segments available to the current executing task. The memory protection system controls the position and range of addressable segments in memory. ...
Page 33
Preliminary 3.5 DMA Controller and Memory Checker The DMA Controller of the TC1762 transfers data from data source locations to data destination locations without intervention of the CPU or other on-chip devices. One data move operation is controlled by one ...
Page 34
Preliminary – 8 DMA channels in the DMA Sub-Block – selectable request inputs per DMA channel – 2-level programmable priority of DMA channels within the DMA Sub-Block – Software and hardware DMA request – Hardware requests by ...
Page 35
Preliminary 3.6 Interrupt System The TC1762 interrupt system provides a flexible and time-efficient means of processing interrupts. An interrupt request is serviced by the CPU, which is called the “Service Provider”. Interrupt requests are called “Service Requests” rather than “Interrupt ...
Page 36
Preliminary Service Service Req. Requestors 2 MSC0 4 MLI0 3 SSC0 4 ASC0 4 ASC1 6 MultiCAN 4 ADC0 2 FADC 38 GPTA0 2 STM 1 FPU 1 Flash 2 Ext. Int Figure 3-2 Block Diagram of the TC1762 Interrupt ...
Page 37
Preliminary 3.7 Asynchronous/Synchronous Serial Interfaces (ASC0, ASC1) Figure 3-3 shows a global view of the functional blocks and interfaces of the two Asynchronous/Synchronous Serial Interfaces, ASC0 and ASC1. f Clock ASC Control Address Decoder EIR TBIR Interrupt TIR Control RIR ...
Page 38
Preliminary selected. Parity, framing, and overrun error detection are provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. For multiprocessor communication, a mechanism is included to distinguish address bytes from data bytes. Testing is ...
Page 39
Preliminary 3.8 High-Speed Synchronous Serial Interface (SSC0) Figure 3-4 shows a global view of the functional blocks and interfaces of the high-speed Synchronous Serial Interface, SSC0. f SSC 0 Clock f Control Address Decoder EIR TIR Interrupt ...
Page 40
Preliminary Slave Mode operation. Eight programmable slave select outputs (chip selects) are supported in Master Mode. Features • Master and Slave Mode operation – Full-duplex or half-duplex operation – Automatic pad control possible • Flexible data format – Programmable number ...
Page 41
Preliminary 3.9 Micro Second Bus Interface (MSC0) The MSC interface provides a serial communication link typically used to connect power switches or other peripheral devices. The serial communication link includes a fast synchronous downstream channel and a slow asynchronous upstream ...
Page 42
Preliminary Clock control, address decoding, and interrupt service request control are managed outside the MSC module kernel. Service request outputs are able to trigger an interrupt or a DMA request. Features • Fast synchronous serial interface to connect power switches ...
Page 43
Preliminary 3.10 MultiCAN Controller (CAN) Figure 3-6 shows a global view of the MultiCAN module with its functional blocks and interfaces. f CAN Clock f Control CLC Address Message Decoder Object Buffer DMA Objects INT_O [1:0] Interrupt Control INT_O [5:2] ...
Page 44
Preliminary MultiCAN Features • CAN functionality conforms to CAN specification V2.0 B active for each CAN node (compliant to ISO 11898) • Two independent CAN nodes • 64 independent message objects (shared by the CAN nodes) • Dedicated control registers ...
Page 45
Preliminary 3.11 Micro Link Serial Bus Interface (MLI0) The Micro Link Interface is a fast synchronous serial interface that allows data exchange between microcontrollers of the 32-bit AUDO microcontroller family without intervention of a CPU or other bus masters. connected ...
Page 46
Preliminary Figure 3-8 shows a global view of the functional blocks of the MLI module with its interfaces Clock Control Address Decoder MLI 0 Module SR[3:0] (Kernel) Interrupt Control SR[4:7] To DMA BRKOUT Cerberus Figure 3-8 Block ...
Page 47
Preliminary 3.12 General Purpose Timer Array The GPTA provides a set of timer, compare, and capture functionalities that can be flexibly combined to form signal measurement and signal generation units. They are optimized for tasks typical of engine, gearbox, electrical ...
Page 48
Preliminary 3.12.1 Functionality of GPTA0 The General Purpose Timer Array GPTA0 provides a set of hardware modules required for high-speed digital signal processing: • Filter and Prescaler Cells (FPC) support input noise filtering and prescaler operation. • Phase Discrimination Logic ...
Page 49
Preliminary • Duty Cycle Measurement (DCM) – Four independent units – 100% margin and time-out handling f – maximum resolution GPTA f – /2 maximum input signal frequency GPTA • Digital Phase Locked Loop (PLL) – One unit ...
Page 50
Preliminary I/O Sharing Unit • Interconnecting inputs and outputs from internal clocks, FPC, GTC, LTC, ports, and MSC interface Data Sheet Functional Description 46 TC1762 V1.0, 2008-04 ...
Page 51
Preliminary 3.13 Analog-to-Digital Converter (ADC0) Section 3.13 shows the global view of the ADC module with its functional blocks and interfaces and the features which are provided by the module AGND0 f ADC Clock f Control ...
Page 52
Preliminary Features • 8-bit, 10-bit, 12-bit A/D conversion • Conversion time below 2.5µs @ 10-bit resolution • Extended channel status information on request source • Successive approximation conversion method Total Unadjusted Error (TUE) of ±2 LSB @ 10-bit resolution • ...
Page 53
Preliminary 3.14 Fast Analog-to-Digital Converter Unit (FADC) The on-chip FADC module of the TC1762 basically is a 2-channel A/D converter with 10- bit resolution that operates by the method of the successive approximation. As shown in Figure 3-11, the main ...
Page 54
Preliminary f FADC Clock f Control CLC Address Decoder SR[1:0] Interrupt Control SR[3:2] DMA OUT1 OUT9 OUT18 OUT26 GPTA0 OUT2 OUT10 OUT19 OUT27 External Request Unit (SCU) Figure 3-11 Block Diagram of the FADC Module Features • Extreme fast conversion, ...
Page 55
Preliminary • Selectable, programmable anti-aliasing and data reduction filter block 3.15 System Timer The TC1762’s STM is designed for global system timing applications requiring both high precision and long period. Features • Free-running 56-bit counter • All 56 bits can ...
Page 56
Preliminary same time when the lower part is read. The second read operation would then read the content of the STM_CAP to get the complete timer value. The STM can also be read in sections from seven registers, STM_TIM0 through ...
Page 57
Preliminary STM_CMP0 STMIR1 Interrupt Control STMIR0 Enable / 00 Disable Clock f 00 Control STM STM_TIM5 Address Decoder PORST Figure 3-12 General Block Diagram of the STM Module Registers Data Sheet Compare Register 0 31 STM_CMP1 55 ...
Page 58
Preliminary 3.16 Watchdog Timer The WDT provides a highly reliable and secure way to detect and recover from software or hardware failure. The WDT helps to abort an accidental malfunction of the TC1762 in a user-specified time period. When enabled, ...
Page 59
Preliminary • Important debugging support is provided through the reset prewarning operation by first issuing an NMI to the CPU before finally resetting the device after a certain period of time. 3.17 System Control Unit The System Control Unit (SCU) ...
Page 60
Preliminary 3.18 Boot Options The TC1762 booting schemes provide a number of different boot options for the start of code execution. Table 3-2 Table 3-2 TC1762 Boot Selections BRKIN HWCFG TESTMODE Type of Boot [3:0] Normal Boot Options 1 0000 ...
Page 61
Preliminary 3.19 Power Management System The TC1762 power management system allows software to configure the various processing units so that they automatically adjust to draw the minimum necessary power for the application. There are three power management modes: • Run ...
Page 62
Preliminary enabled interrupt signal is detected, or when the count value (WDT_SR.WDTTIM) changes from 7FFF to 8000 H 3.20 On-Chip Debug Support Figure 3-13 shows a block diagram of the TC1762 OCDS system. 16 OCDS2[15:0] TDO TDI TMS TCK TRST ...
Page 63
Preliminary OCDS Level 1 Debug Support The OCDS Level 1 debug support is mainly assigned for real-time software debugging purposes which have a demand for low-cost standard debugger hardware. The OCDS Level 1 is based on a JTAG interface that ...
Page 64
Preliminary 3.21 Clock Generation and PLL The TC1762 clock system performs the following functions: • Acquires and buffers incoming clock signals to create a master clock frequency • Distributes in-phase synchronized clock signals throughout the TC1762’s entire clock tree • ...
Page 65
Preliminary are derived from f VCO f equal to . CPU XTAL1 f Oscillator OSC Circuit XTAL2 Osc. Run Detect. OGC MOSC OSCR BYPASS Register OSC_CON OSC_ BYPASS Figure 3-14 Clock Generation Unit Recommended Oscillator Circuits The oscillator circuit, a ...
Page 66
Preliminary Oscillation measurement with the final target system is strongly recommended to verify the input amplitude at XTAL1 and to determine the actual oscillation allowance (margin negative resistance) for the oscillator-crystal system. When using an external clock signal, the signal ...
Page 67
Preliminary 3.22 Power Supply The TC1762 has several power supply lines for different voltage classes: • 1.5 V: Core logic, oscillator and A/D converter supply • 3.3 V: I/O ports, Flash memories, oscillator, and A/D converter supply with reference voltages ...
Page 68
Preliminary 3.23 Identification Register Values Table 3-4 shows the address map and reset values of the TC1762 Identification Registers. Table 3-4 TC1762 Identification Registers Short Name Address SCU_ ID F000 0008 MANID F000 0070 CHIPID F000 0074 RTID F000 0078 ...
Page 69
Preliminary Table 3-4 TC1762 Identification Registers Short Name Address LBCU_ID F87F FE08 LFI_ID F87F FF08 Data Sheet Reset Value 000F C005 H H 000C C005 TC1762 Functional Description Stepping - - V1.0, 2008-04 ...
Page 70
Preliminary 4 Electrical Parameters Chapter 4 provides the characteristics of the electrical parameters which are implementation-specific for the TC1762. 4.1 General Parameters The general parameters are described here to aid the users in interpreting the parameters mainly in Section 4.2 ...
Page 71
Preliminary 4.1.2 Pad Driver and Pad Classes Summary This section gives an overview on the different pad driver classes and its basic characteristics. More details (mainly DC parameters) are defined in Table 4-1 Pad Driver and Pad Classes Overview Class ...
Page 72
Preliminary 4.1.3 Absolute Maximum Ratings Table 4-2 shows the absolute maximum ratings of the TC1762 parameters. Table 4-2 Absolute Maximum Rating Parameters Parameter Ambient temperature Storage temperature Junction temperature Voltage at 1.5 V power supply 1) V pins with respect ...
Page 73
Preliminary maximum rating conditions for extended periods may affect device reliability. During absolute maximum rating overload conditions ( V V < ) the voltage on the related IN SS not exceed the values defined by the absolute maximum ratings. 4.1.4 ...
Page 74
Preliminary Table 4-3 Operating Condition Parameters Parameter Inactive device pin current ( DDP External load capacitance 1) Digital supply voltages applied to the TC1762 must be static regulated voltages which allow a typical voltage swing ...
Page 75
Preliminary Table 4-4 Pin Groups for Overload/Short-Circuit Current Sum Parameter Group Pins 1 TRCLK, P5.[7:0], P0.[7:6], P0.[15:14] 2 P0.[13:12], P0.[5:4], P2.[13:8], SOP0A, SON0, FCLP0A, FCLN0 3 P0.[11:8], P0.[3:0], P3.[13:11] 4 P3[10:0], P3.[15:14] 5 HDRST, PORST, NMI, TESTMODE, BRKIN, BRKOUT, BYPASS, ...
Page 76
Preliminary 4.2 DC Parameters The electrical characteristics of the DC Parameters are detailed in this section. 4.2.1 Input/Output Pins Table 4-5 provides the characteristics of the input/output pins of the TC1762. Table 4-5 Input/Output DC-Characteristics (Operating Conditions apply) Parameter Symbol ...
Page 77
Preliminary Table 4-5 Input/Output DC-Characteristics (cont’d)(Operating Conditions apply) Parameter Symbol = 3. 3.3V ±5%) V Class A Pads ( DDP Output low V OLA 4) voltage V Output high OHA 3) voltage V Input low voltage ...
Page 78
Preliminary Table 4-5 Input/Output DC-Characteristics (cont’d)(Operating Conditions apply) Parameter Symbol I Input leakage OZA24 current Class A2/3/4 pins I Input leakage OZA1 current Class A1 pins = 3. 3.3V ±5%) Class C Pads ( V DDP ...
Page 79
Preliminary 4.2.2 Analog to Digital Converter (ADC0) Table 4-6 provides the characteristics of the ADC module in the TC1762. Table 4-6 ADC Characteristics (Operating Conditions apply) Parameter Symbol V Analog supply DDM voltage Analog ground SSM voltage ...
Page 80
Preliminary Table 4-6 ADC Characteristics (cont’d) (Operating Conditions apply) Parameter Symbol t Conversion time C 7) Total unadjusted TUE 4) error 11)5) DNL error TUE DNL 11)5) INL error TUE INL 11)5) Gain error TUE GAIN 11)5) Offset error TUE ...
Page 81
Preliminary Table 4-6 ADC Characteristics (cont’d) (Operating Conditions apply) Parameter Symbol 14) I Input leakage OZ1 current at analog inputs AN2 to AN30, see Figure 4-3 Input leakage I OZ2 V current at AREF I Input current at AREF 17) ...
Page 82
Preliminary Table 4-6 ADC Characteristics (cont’d) (Operating Conditions apply) Parameter Symbol R ON resistance of AIN the transmission gates in the analog voltage path R ON resistance for AIN7T the ADC test (pull-down for AIN7) Current through I AIN7T resistance ...
Page 83
Preliminary I 15) is valid for the minimum specified conversion time. The current flowing during an ADC conversion AREF_MAX with a duration 25µs can be calculated with the formula C needs a total charge of ...
Page 84
Preliminary R EXT AIN EXT V AREF Figure 4-2 ADC0 Input Circuits Data Sheet R AIN, On ANx C AINTOT V R AGNDx AIN7T Reference Voltage Input Circuitry R V AREF, On AREFx C - AREFTOT V ...
Page 85
Preliminary Ioz1 3uA 1uA 400nA 300nA -200nA 2% -1uA Ioz1 3uA 1uA 300nA 200nA -200nA 2% -1uA Figure 4-3 ADC0 Analog Inputs Leakage Data Sheet AN0, AN1 and AN31 95% AN2 to AN30 95% 81 TC1762 Electrical Parameters V [V ...
Page 86
Preliminary 4.2.3 Fast Analog to Digital Converter (FADC) Table 4-7 provides the characteristics of the FADC module in the TC1762. Table 4-7 FADC Characteristics (Operating Conditions apply) Parameter Symbol E DNL error DNL INL error E INL 1)12) E Gradient ...
Page 87
Preliminary Table 4-7 FADC Characteristics (cont’d)(Operating Conditions apply) Parameter Symbol I Analog supply DDMF currents I DDAF I Input current at each FAREF V FAREF I Input leakage current FOZ2 11 FAREF I Input leakage current FOZ3 V ...
Page 88
Preliminary 11) This value applies in power-down mode. 12) Not subject to production test, verified by design / characterization. The calibration procedure should run after each power-up, when all power supply voltages and the reference voltage have stabilized. The offset ...
Page 89
Preliminary Ioz1 3uA 1uA 400nA 300nA -200nA 2% -1uA Figure 4-5 Analog Inputs AN32-AN35 Leakage Data Sheet AN32 to AN35 95% 98% 85 TC1762 Electrical Parameters DDM 100% V1.0, 2008-04 ...
Page 90
Preliminary 4.2.4 Oscillator Pins Table 4-8 provides the characteristics of the oscillator pins in the TC1762. Table 4-8 Oscillator Pins Characteristics (Operating Conditions apply) Parameter Symbol f Frequency Range OSC Input low voltage XTAL1 Input high voltage ...
Page 91
Preliminary 4.2.5 Temperature Sensor Table 4-9 provides the characteristics of the temperature sensor in the TC1762. Table 4-9 Temperature Sensor Characteristics (Operating Conditions apply) Parameter Symbol T Temperature SR -40 SR Sensor Range t Start-up time SR TSST after resets ...
Page 92
Preliminary 4.2.6 Power Supply Current Table 4-10 provides the characteristics of the power supply current in the TC1762. Table 4-10 Power Supply Current (Operating Conditions apply) Parameter Symbol I PORST low current PORST low current at ...
Page 93
Preliminary 4.3 AC Parameters All AC parameters are defined with the temperature compensation disabled, which means that pads are constantly kept at the maximum strength. 4.3.1 Testing Waveforms The testing waveforms for rise/fall time, output delay and output high impedance ...
Page 94
Preliminary 4.3.2 Output Rise/Fall Times Table 4-11 provides the characteristics of the output rise/fall times in the TC1762. Table 4-11 Output Rise/Fall Times (Operating Conditions apply) Parameter Symbol Class A1 Pads 1) Rise/fall times t , RA1 Class A1 pads ...
Page 95
Preliminary 4.3.3 Power Sequencing There is a restriction for the power sequencing of the 3.3 V domain as shown in Figure 4-9. It must always be higher than 1.5 V domain - 0.5 V. The gray area shows the valid ...
Page 96
Preliminary V DDP V DDPmin V PORST3 DDmin V PORST1.5min Figure 4-10 Power Down / Power Loss Sequence Data Sheet Power Supply Voltage 3.3V 3.13V PORST 1.5V 1.42V PORST PowerDown3.3_1.5_reset_only_LL.vsd 92 TC1762 Electrical Parameters V DDP -5% ...
Page 97
Preliminary 4.3.4 Power, Pad and Reset Timing Table 4-12 provides the characteristics of the power, pad and reset timing in the TC1762. Table 4-12 Power, Pad and Reset Timing Parameters Parameter V Min. voltage to ensure defined DDP 1) pad ...
Page 98
Preliminary 2) This parameter is verified by device characterization. The external oscillator circuitry must be optimized by the customer and checked for negative resistance as recommended and specified by crystal suppliers. 3) Any HDRST activation is internally prolonged to 1024 ...
Page 99
Preliminary 4.3.5 Phase Locked Loop (PLL) Section 4.3.5 provides the characteristics of the PLL parameters and its operation in the TC1762. Note: All PLL characteristics defined on this and the next page are verified by design characterization. Table 4-13 PLL ...
Page 100
Preliminary Note: The frequency of system clock P With rising number of clock cycles the maximum jitter increases linearly value P of that is defined by the K-factor of the PLL. Beyond this value of accumulated jitter ...
Page 101
Preliminary Figure 4-13 Approximated Maximum Accumulated PLL Jitter for Typical CPU Clock Frequencies Note: The maximum peak-to-peak noise on the main oscillator and PLL power supply (measured between mV. This condition can be achieved by appropriate ...
Page 102
Preliminary 4.3.6 Debug Trace Timing 3.13 to 3.47 V (Class A); SS DDP C C (TRCLK pF; (TR[15:0 Table 4-14 Debug Trace Timing Parameter Parameter TR[15:0] new ...
Page 103
Preliminary 4.3.7 Timing for JTAG Signals (Operating Conditions apply, C Table 4-15 TCK Clock Timing Parameter Parameter 1) TCK clock period TCK high time TCK low time TCK clock rise time TCK clock fall time f 1) should be lower ...
Page 104
Preliminary Table 4-16 JTAG Timing Parameter Parameter TMS setup to TCK TMS hold to TCK TDI setup to TCK TDI hold to TCK TDO valid output from TCK TDO high impedance to valid output 2) from TCK TDO valid output ...
Page 105
Preliminary TCK TMS TDI TDO Figure 4-16 JTAG Timing Note: The JTAG module is fully compliant with IEEE1149.1-2000 with JTAG clock at 20 MHz. The JTAG clock at 40 MHz is possible with the modified timing diagram shown in Figure ...
Page 106
Preliminary 4.3.8 Peripheral Timings Section 4.3.8 provides the characteristics of the peripheral timings in the TC1762. Note: Peripheral timing parameters are not subject to production test. They are verified by design/characterization. 4.3.8.1 Micro Link Interface (MLI) Timing Table 4-17 provides ...
Page 107
Preliminary TCLKx TDATAx TVALIDx TREADYx RCLKx RDATAx RVALIDx RREADYx MLI Interface Timing Figure 4-17 Note: The generation of RREADYx is in the input clock domain of the receiver. The reception of TREADYx is asynchronous to TCLKx. Data Sheet t 30 ...
Page 108
Preliminary 4.3.8.2 Micro Second Channel (MSC) Interface Timing Table 4-18 provides the characteristics of the MSC timing in the TC1762. Table 4-18 MSC Interface Timing (Operating Conditions apply pF) Parameter 1)2) FCLP clock period SOP/ENx outputs delay ...
Page 109
Preliminary 4.3.8.3 Synchronous Serial Channel (SSC) Master Mode Timing Table 4-19 provides the characteristics of the SSC timing in the TC1762. Table 4-19 SSC Master Mode Timing (Operating Conditions apply pF) Parameter 1)2) SCLK clock period MTSR/SLSOx ...
Page 110
Preliminary 5 Packaging Chapter 5 provides the information of the TC1762 package and reliability section. 5.1 Package Parameters Table 5-1 provides the characteristics of the package parameters. Table 5-1 Package Parameters (PG-LQFP-176-2) Parameter Thermal resistance junction 1) case top Thermal ...
Page 111
Preliminary 5.2 Package Outline Figure 5-1 shows the package outlines of the TC1762. PG-LQFP-176-2 Plastic Low Profile Quad Flat Package Figure 5-1 Package Outlines PG-LQFP-176-2 You can find all of our packages, sorts of packing and others in our Infineon ...
Page 112
Preliminary 5.3 Flash Memory Parameters The data retention time of the TC1762’s Flash memory (i.e. the time after which stored data can still be retrieved) depends on the number of times the Flash memory has been erased and programmed. Table ...
Page 113
Preliminary 5.4 Quality Declaration Table 5-3 shows the characteristics of the quality parameters in the TC1762. Table 5-3 Quality Parameters Parameter 1)2) Operation Lifetime ESD susceptibility according to Human Body Model (HBM) ESD susceptibility of the LVDS pins ESD susceptibility ...
Page 114
... Published by Infineon Technologies AG ...