- Components/
- Integrated Circuits (ICs)/
- Embedded - Microcontrollers/
PIC16C74-04/L
PIC16C74-04/L | |
|---|---|
| Manufacturer Part Number | PIC16C74-04/L |
| Description | MICRO CTRL 4K 4MHZ OTP 44PLCC |
| Manufacturer | Microchip Technology |
| Series | PIC® 16C |
| PIC16C74-04/L datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of PIC16C74-04/L | |||
|---|---|---|---|
| Core Processor | PIC | Core Size | 8-Bit |
| Speed | 4MHz | Connectivity | I²C, SPI, UART/USART |
| Peripherals | POR, PWM, WDT | Number Of I /o | 33 |
| Program Memory Size | 7KB (4K x 14) | Program Memory Type | OTP |
| Ram Size | 192 x 8 | Voltage - Supply (vcc/vdd) | 4 V ~ 6 V |
| Data Converters | A/D 8x8b | Oscillator Type | External |
| Operating Temperature | 0°C ~ 70°C | Package / Case | 44-PLCC |
| For Use With | DVA16XL441 - ADAPTER DEVICE ICE 44PLCC | Lead Free Status / RoHS Status | Request inventory verification / Request inventory verification |
| Eeprom Size | - | ||
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
PrevNext
PIC16C7X
12.3.2
USART SYNCHRONOUS MASTER
RECEPTION
Once Synchronous mode is selected, reception is
enabled
by
setting
either
enable
(RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is
sampled on the RC7/RX/DT pin on the falling edge of
the clock. If enable bit SREN is set, then only a single
word is received. If enable bit CREN is set, the recep-
tion is continuous until CREN is cleared. If both bits are
set then CREN takes precedence. After clocking the
last bit, the received data in the Receive Shift Register
(RSR) is transferred to the RCREG register (if it is
empty). When the transfer is complete, interrupt flag bit
RCIF (PIR1<5>) is set. The actual interrupt can be
enabled/disabled by setting/clearing enable bit RCIE
(PIE1<5>). Flag bit RCIF is a read only bit which is
reset by the hardware. In this case it is reset when the
RCREG register has been read and is empty. The
RCREG is a double buffered register, i.e. it is a two
deep FIFO. It is possible for two bytes of data to be
received and transferred to the RCREG FIFO and a
third byte to begin shifting into the RSR register. On the
clocking of the last bit of the third byte, if the RCREG
register is still full then overrun error bit OERR
(RCSTA<1>) is set. The word in the RSR will be lost.
The RCREG register can be read twice to retrieve the
two bytes in the FIFO. Bit OERR has to be cleared in
software (by clearing bit CREN). If bit OERR is set,
transfers from the RSR to the RCREG are inhibited, so
it is essential to clear bit OERR if it is set. The 9th
receive bit is buffered the same way as the receive
data. Reading the RCREG register, will load bit RX9D
with a new value, therefore it is essential for the user to
read the RCSTA register before reading RCREG in
order not to lose the old RX9D information.
TABLE 12-9:
REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION
Address
Name
Bit 7
Bit 6
(1)
0Ch
PIR1
PSPIF
ADIF
18h
RCSTA
SPEN
RX9
1Ah
RCREG USART Receive Register
(1)
8Ch
PIE1
PSPIE
ADIE
98h
TXSTA
CSRC
TX9
99h
SPBRG
Baud Rate Generator Register
Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.
Note 1: Bits PSPIE and PSPIF are reserved on the PIC16C73/73A/76, always maintain these bits clear.
DS30390E-page 112
Steps to follow when setting up a Synchronous Master
Reception:
1.
Initialize the SPBRG register for the appropriate
baud rate. (Section 12.1)
bit
SREN
2.
Enable the synchronous master serial port by
setting bits SYNC, SPEN, and CSRC.
3.
Ensure bits CREN and SREN are clear.
4.
If interrupts are desired, then set enable bit
RCIE.
5.
If 9-bit reception is desired, then set bit RX9.
6.
If a single reception is required, set bit SREN.
For continuous reception set bit CREN.
7.
Interrupt flag bit RCIF will be set when reception
is complete and an interrupt will be generated if
enable bit RCIE was set.
8.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
9.
Read the 8-bit received data by reading the
RCREG register.
10. If any error occurred, clear the error by clearing
bit CREN.
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
SREN
CREN
—
FERR
OERR
RCIE
TXIE
SSPIE CCP1IE
TMR2IE
TXEN
SYNC
—
BRGH
TRMT
Value on:
Value on all
Bit 0
POR,
other Resets
BOR
0000 0000
0000 0000
TMR1IF
0000 -00x
0000 -00x
RX9D
0000 0000
0000 0000
0000 0000
0000 0000
TMR1IE
0000 -010
0000 -010
TX9D
0000 0000
0000 0000
1997 Microchip Technology Inc.
Related parts for PIC16C74-04/L | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 PIC16C745-1/SPC02 |
Microchip Technology Inc. | ||
 PIC16C745-I/SP |
IC MCU OTP 8KX14 USB A/D 28DIP | Microchip Technology |
|
 PIC16C745-I/SO |
IC MCU OTP 8KX14 USB A/D 28SOIC | Microchip Technology |
|
 PIC16C74B-04/P |
IC MCU OTP 4KX14 A/D PWM 40DIP | Microchip Technology |
|
|
PIC16C74B-04I/P |
IC MCU OTP 4KX14 A/D PWM 40DIP | Microchip Technology |
|
|
PIC16C74B-20I/P |
IC MCU OTP 4KX14 A/D PWM 40DIP | Microchip Technology |
|
 PIC16C74B-20/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
|
PIC16C74B-04I/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
|
PIC16C74A-04/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
|
PIC16C74A-20/P |
IC MCU OTP 4KX14 A/D PWM 40DIP | Microchip Technology |
|
|
PIC16C74A-20/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
|
PIC16C74A-20I/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
|
PIC16C74B-04/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
 PIC16C74B-04I/PQ |
IC MCU OTP 4KX14 A/D PWM 44-MQFP | Microchip Technology |
|
|
PIC16C74B-20I/L |
IC MCU OTP 4KX14 A/D PWM 44PLCC | Microchip Technology |
|
