MICRO CTRL 4K 4MHZ OTP 44PLCC

 

PIC16C74-04/L

Manufacturer Part NumberPIC16C74-04/L
DescriptionMICRO CTRL 4K 4MHZ OTP 44PLCC
ManufacturerMicrochip Technology
SeriesPIC® 16C
PIC16C74-04/L datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of PIC16C74-04/L

Core ProcessorPICCore Size8-Bit
Speed4MHzConnectivityI²C, SPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o33
Program Memory Size7KB (4K x 14)Program Memory TypeOTP
Ram Size192 x 8Voltage - Supply (vcc/vdd)4 V ~ 6 V
Data ConvertersA/D 8x8bOscillator TypeExternal
Operating Temperature0°C ~ 70°CPackage / Case44-PLCC
For Use WithDVA16XL441 - ADAPTER DEVICE ICE 44PLCCLead Free Status / RoHS StatusRequest inventory verification / Request inventory verification
Eeprom Size-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
Page 211
212
Page 212
213
Page 213
214
Page 214
215
Page 215
216
Page 216
217
Page 217
218
Page 218
219
Page 219
220
Page 220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
Page 215/289

Download datasheet (3Mb)Embed
PrevNext
2
FIGURE 19-11: I
C BUS DATA TIMING
103
SCL
90
91
SDA
In
109
SDA
Out
Note: Refer to Figure 19-1 for load conditions
2
TABLE 19-10: I
C BUS DATA REQUIREMENTS
Parameter
Sym
Characteristic
No.
100
T
Clock high time
HIGH
101
T
Clock low time
LOW
102
T
SDA and SCL rise
R
time
103
T
SDA and SCL fall time 100 kHz mode
F
90
T
:
START condition
SU
STA
setup time
91
T
:
START condition hold
HD
STA
time
106
T
:
Data input hold time
HD
DAT
107
T
:
Data input setup time
SU
DAT
92
T
:
STOP condition setup
SU
STO
time
109
T
Output valid from
AA
clock
110
T
Bus free time
BUF
Cb
Bus capacitive loading
Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of
the falling edge of SCL to avoid unintended generation of START or STOP conditions.
2
2: A fast-mode (400 kHz) I
C-bus device can be used in a standard-mode (100 kHz) I
tsu;DAT
250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the
SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
T
max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I
R
released.
1997 Microchip Technology Inc.
Applicable Devices 72 73 73A 74 74A 76 77
100
101
106
107
109
Min
Max
100 kHz mode
4.0
400 kHz mode
0.6
SSP Module
1.5T
CY
100 kHz mode
4.7
400 kHz mode
1.3
SSP Module
1.5T
CY
100 kHz mode
1000
400 kHz mode
20 + 0.1Cb
300
300
400 kHz mode
20 + 0.1Cb
300
100 kHz mode
4.7
400 kHz mode
0.6
100 kHz mode
4.0
400 kHz mode
0.6
100 kHz mode
0
400 kHz mode
0
0.9
100 kHz mode
250
400 kHz mode
100
100 kHz mode
4.7
400 kHz mode
0.6
100 kHz mode
3500
400 kHz mode
100 kHz mode
4.7
400 kHz mode
1.3
400
2
C bus specification) before the SCL line is
PIC16C7X
102
92
110
Units
Conditions
s
Device must operate at a mini-
mum of 1.5 MHz
s
Device must operate at a mini-
mum of 10 MHz
s
Device must operate at a mini-
mum of 1.5 MHz
s
Device must operate at a mini-
mum of 10 MHz
ns
ns
Cb is specified to be from
10 to 400 pF
ns
ns
Cb is specified to be from
10 to 400 pF
s
Only relevant for repeated
START condition
s
s
After this period the first clock
pulse is generated
s
ns
s
ns
Note 2
ns
s
s
ns
Note 1
ns
s
Time the bus must be free
before a new transmission can
s
start
pF
2
C-bus system, but the requirement
DS30390E-page 215