MICRO CTRL 4K 4MHZ OTP 44PLCC

 

PIC16C74-04/L

Manufacturer Part NumberPIC16C74-04/L
DescriptionMICRO CTRL 4K 4MHZ OTP 44PLCC
ManufacturerMicrochip Technology
SeriesPIC® 16C
PIC16C74-04/L datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of PIC16C74-04/L

Core ProcessorPICCore Size8-Bit
Speed4MHzConnectivityI²C, SPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o33
Program Memory Size7KB (4K x 14)Program Memory TypeOTP
Ram Size192 x 8Voltage - Supply (vcc/vdd)4 V ~ 6 V
Data ConvertersA/D 8x8bOscillator TypeExternal
Operating Temperature0°C ~ 70°CPackage / Case44-PLCC
For Use WithDVA16XL441 - ADAPTER DEVICE ICE 44PLCCLead Free Status / RoHS StatusRequest inventory verification / Request inventory verification
Eeprom Size-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
Page 271
272
Page 272
273
Page 273
274
Page 274
275
Page 275
276
Page 276
277
Page 277
278
Page 278
279
Page 279
280
Page 280
281
282
283
284
285
286
287
288
289
Page 280/289

Download datasheet (3Mb)Embed
PrevNext
PIC16C7X
LIST OF FIGURES
Figure 3-1:
PIC16C72 Block Diagram ......................... 10
Figure 3-2:
PIC16C73/73A/76 Block Diagram............. 11
Figure 3-3:
PIC16C74/74A/77 Block Diagram............. 12
Figure 3-4:
Clock/Instruction Cycle.............................. 17
Figure 4-1:
PIC16C72 Program Memory Map
and Stack .................................................. 19
Figure 4-2:
PIC16C73/73A/74/74A Program
Memory Map and Stack ............................ 19
Figure 4-3:
PIC16C76/77 Program Memory
Map and Stack .......................................... 20
Figure 4-4:
PIC16C72 Register File Map .................... 21
Figure 4-5:
PIC16C73/73A/74/74A Register
File Map .................................................... 21
Figure 4-6:
PIC16C76/77 Register File Map ............... 22
Figure 4-7:
Status Register (Address 03h,
83h, 103h, 183h) ...................................... 30
Figure 4-8:
OPTION Register (Address 81h,
181h) ......................................................... 31
Figure 4-9:
INTCON Register
(Address 0Bh, 8Bh, 10bh, 18bh)............... 32
Figure 4-10:
PIE1 Register PIC16C72
(Address 8Ch) ........................................... 33
Figure 4-11:
PIE1 Register PIC16C73/73A/
74/74A/76/77 (Address 8Ch)..................... 34
Figure 4-12:
PIR1 Register PIC16C72
(Address 0Ch) ........................................... 35
Figure 4-13:
PIR1 Register PIC16C73/73A/
74/74A/76/77 (Address 0Ch)..................... 36
Figure 4-14:
PIE2 Register (Address 8Dh).................... 37
Figure 4-15:
PIR2 Register (Address 0Dh).................... 38
Figure 4-16:
PCON Register (Address 8Eh) ................. 39
Figure 4-17:
Loading of PC In Different
Situations .................................................. 40
Figure 4-18:
Direct/Indirect Addressing ......................... 41
Figure 5-1:
Block Diagram of RA3:RA0
and RA5 Pins ............................................ 43
Figure 5-2:
Block Diagram of RA4/T0CKI Pin ............. 43
Figure 5-3:
Block Diagram of RB3:RB0 Pins............... 45
Figure 5-4:
Block Diagram of RB7:RB4 Pins
(PIC16C73/74) .......................................... 46
Figure 5-5:
Block Diagram of
RB7:RB4 Pins (PIC16C72/73A/
74A/76/77)................................................. 46
Figure 5-6:
PORTC Block Diagram
(Peripheral Output Override).................... 48
Figure 5-7:
PORTD Block Diagram
(in I/O Port Mode)..................................... 50
Figure 5-8:
PORTE Block Diagram
(in I/O Port Mode)..................................... 51
Figure 5-9:
TRISE Register (Address 89h).................. 51
Figure 5-10:
Successive I/O Operation ......................... 53
Figure 5-11:
PORTD and PORTE Block Diagram
(Parallel Slave Port) .................................. 54
Figure 5-12:
Parallel Slave Port Write Waveforms ........ 55
Figure 5-13:
Parallel Slave Port Read Waveforms........ 55
Figure 7-1:
Timer0 Block Diagram............................... 59
Figure 7-2:
Timer0 Timing: Internal Clock/No
Prescale .................................................... 59
Figure 7-3:
Timer0 Timing: Internal
Clock/Prescale 1:2 .................................... 60
Figure 7-4:
Timer0 Interrupt Timing............................. 60
Figure 7-5:
Timer0 Timing with External Clock............ 61
Figure 7-6:
Block Diagram of the Timer0/WDT
Prescaler ................................................... 62
DS30390E-page 280
Figure 8-1:
T1CON: Timer1 Control Register
(Address 10h) .......................................... 65
Figure 8-2:
Timer1 Block Diagram .............................. 66
Figure 9-1:
Timer2 Block Diagram .............................. 69
Figure 9-2:
T2CON: Timer2 Control Register
(Address 12h) .......................................... 70
Figure 10-1:
CCP1CON Register (Address 17h)/
CCP2CON Register (Address 1Dh).......... 72
Figure 10-2:
Capture Mode Operation
Block Diagram .......................................... 72
Figure 10-3:
Compare Mode Operation
Block Diagram .......................................... 73
Figure 10-4:
Simplified PWM Block Diagram ................ 74
Figure 10-5:
PWM Output ............................................. 74
Figure 11-1:
SSPSTAT: Sync Serial Port Status
Register (Address 94h)............................. 78
Figure 11-2:
SSPCON: Sync Serial Port Control
Register (Address 14h)............................. 79
Figure 11-3:
SSP Block Diagram (SPI Mode) ............... 80
Figure 11-4:
SPI Master/Slave Connection................... 81
Figure 11-5:
SPI Mode Timing, Master Mode
or Slave Mode w/o SS Control.................. 82
Figure 11-6:
SPI Mode Timing, Slave Mode with
SS Control ................................................ 82
Figure 11-7:
SSPSTAT: Sync Serial Port Status
Register (Address 94h)(PIC16C76/77)..... 83
Figure 11-8:
SSPCON: Sync Serial Port Control
Register (Address 14h)(PIC16C76/77)..... 84
Figure 11-9:
SSP Block Diagram (SPI Mode)
(PIC16C76/77).......................................... 85
Figure 11-10:
SPI Master/Slave Connection
PIC16C76/77) ........................................... 86
Figure 11-11:
SPI Mode Timing, Master Mode
(PIC16C76/77)......................................... 87
Figure 11-12:
SPI Mode Timing (Slave Mode
With CKE = 0) (PIC16C76/77) ................. 87
Figure 11-13:
SPI Mode Timing (Slave Mode
With CKE = 1) (PIC16C76/77) .................. 88
Figure 11-14:
Start and Stop Conditions......................... 89
Figure 11-15:
7-bit Address Format ................................ 90
2
Figure 11-16:
I
C 10-bit Address Format ........................ 90
Figure 11-17:
Slave-receiver Acknowledge .................... 90
Figure 11-18:
Data Transfer Wait State .......................... 90
Figure 11-19:
Master-transmitter Sequence ................... 91
Figure 11-20:
Master-receiver Sequence........................ 91
Figure 11-21:
Combined Format ..................................... 91
Figure 11-22:
Multi-master Arbitration
(Two Masters)........................................... 92
Figure 11-23:
Clock Synchronization .............................. 92
Figure 11-24:
SSP Block Diagram
2
(I
C Mode) ................................................ 93
2
Figure 11-25:
I
C Waveforms for Reception
(7-bit Address) .......................................... 95
2
Figure 11-26:
I
C Waveforms for Transmission
(7-bit Address) .......................................... 96
2
Figure 11-27:
Operation of the I
C Module in
IDLE_MODE, RCV_MODE or
XMIT_MODE ............................................ 98
Figure 12-1:
TXSTA: Transmit Status and
Control Register (Address 98h) ................ 99
Figure 12-2:
RCSTA: Receive Status and
Control Register (Address 18h) .............. 100
Figure 12-3:
RX Pin Sampling Scheme. BRGH = 0
(PIC16C73/73A/74/74A) ......................... 104
Figure 12-4:
RX Pin Sampling Scheme, BRGH = 1
(PIC16C73/73A/74/74A) ......................... 104
1997 Microchip Technology Inc.