IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 105/141

Download datasheet (3Mb)Embed
PrevNext
Parallel Programming
Signal Names
0945I–AVR–02/07
The Flash Program memory array on the ATmega103(L) is organized as 512 pages of
256 bytes each. When programming the Flash, the Program data is latched into a page
buffer. This allows one page of program data to be programmed simultaneously in either
Programming mode.
The EEPROM Data memory array on the ATmega103(L) is programmed byte-by-byte in
either Programming mode. An auto-erase cycle is provided within the self-timed
EEPROM write instruction in the Serial Programming mode.
During programming, the supply voltage must be in accordance with Table 36.
Table 36. Supply Voltage during Programming
Part
Serial Programming
ATmega103
4.0 - 5.0V
ATmega103L
3.2 - 3.6V
This section describes how to Parallel Program and verify Flash Program memory,
EEPROM Data memory, Lock bits and Fuse bits in the ATmega103(L). Pulses are
assumed to be at least 500 ns unless otherwise noted.
In this section, some pins of the ATmega103(L) are referenced by signal names describ-
ing their function during parallel programming (see Figure 72 and Table 37). Pins not
described in Table 37 are referenced by pin names.
The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a posi-
tive pulse. The bit coding is shown in Table 38.
When pulsing WR or OE, the command loaded determines the action executed. The
command is a byte where the different bits are assigned functions, as shown in Table
39.
Figure 72. Parallel Programming
RDY/BSY
OE
WR
BS1
XA0
XA1
PAGEL
+12V
ATmega103(L)
Parallel Programming
4.0 - 5.0V
3.2 - 5.0V
ATmega103(L)
V
CC
VCC
PD1
PD2
PB7 - PB0
DATA
PD3
PD4
PD5
PD6
PA0
RESET
PD7
XTAL1
GND
105