IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 114/141

Download datasheet (3Mb)Embed
PrevNext
Data Polling for the EEPROM
ATmega103(L)
114
As an alternative to using the RESET signal, PEN can be held low during Power-
on Reset while SCK is set to “0”. In this case, only the PEN value at Power-on
Reset is important. If a crystal is not connected across pins XTAL1 and XTAL2,
apply a clock signal to the XTAL1 pin. If the programmer cannot guarantee that
SCK is held low during power-up, the PEN method cannot be used. The device
must be powered down in order to commence normal operation when using this
method.
2. Wait for at least 20 ms and enable serial programming by sending the Program-
ming Enable serial instruction to pin PE0(PDI/RXD).
3. The serial programming instructions will not work if the communication is out of
synchronization. When in sync, the second byte ($53) will echo back when issu-
ing the third byte of the Programming Enable instruction. Whether the echo is
correct or not, all four bytes of the instruction must be transmitted. If the $53 did
not echo back, give SCK a positive pulse and issue a new Programming Enable
instruction. If the $53 is not seen within 32 attempts, there is no functional device
connected.
4. If a chip erase is performed (must be done to erase the Flash), wait at least (2 x
t
), give RESET a positive pulse of at least two XTAL1 cycles duration
WD_FLASH
after SCK has been set to “0”, and start over from step 2.
5. The Flash is programmed one page at a time. The memory page is loaded one
byte at a time by supplying the 7 LSB of the address and data together with the
Load Program Memory Page instruction. The Program Memory Page is stored
by loading the Write Program Memory Page instruction with the 9 MSB of the
address. The next page can be written after t
takes t
. Accessing the serial programming interface before the Flash
WD_FLASH
write operation completes can result in incorrect programming.
6. The EEPROM array is programmed one byte at a time by supplying the address
and data together with the appropriate Write instruction. An EEPROM memory
location is first automatically erased before new data is written. If polling is not
used, the user must wait at least t
refer to Table 42.)
7. Any memory location can be verified by using the Read instruction, which
returns the content at the selected address at serial output PE1(PDO/TXD).
8. At the end of the programming session, RESET can be set high to commence
normal operation.
9. Power-off sequence (if needed): Set XTAL1 to “0” (if a crystal is not used). Set
RESET to “1”. Turn V
power off.
CC
Table 42 shows the actual delays used in this section.
Please note: The MISO pin is not high-Z during serial programming.
When a new EEPROM byte has been written and is being programmed into the
EEPROM, reading the address location being programmed will first give the value P1
(please refer to Table 43) until the auto-erase is finished, and then the value P2.
At the time the device is ready for a new EEPROM byte, the programmed value will read
correctly. This is used to determine when the next byte can be written. This will not work
for the values P1 and P2, so when programming these values, the user will have to wait
for at least the prescribed time
t
WD_EEPROM
the next byte. As a chip-erased device contains $FF in all locations, programming of
addresses that are meant to contain $FF can be skipped. This does not apply if the
EEPROM is reprogrammed without chip erasing the device.
, i.e., writing 256 bytes
WD_FLASH
before issuing the next byte. (Please
WD_EEPROM
(please refer to Table 42) before programming
0945I–AVR–02/07