IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 120/141

Download datasheet (3Mb)Embed
PrevNext
External Data Memory Timing
Table 45. External Data Memory Characteristics, 4.0 - 6.0 Volts, No Wait State
Symbol
Parameter
0
1/t
Oscillator Frequency
CLCL
1
t
ALE Pulse Width
LHLL
2
t
Address Valid A to ALE Low
AVLL
3a
t
Address Hold after ALE Low,
LLAX_ST
ST/STD/STS Instructions
3b
t
Address Hold after ALE Low,
LLAX_LD
LD/LDD/LDS Instructions
4
t
Address Valid C to ALE Low
AVLLC
5
t
Address Valid to RD Low
AVRL
6
t
Address Valid to WR Low
AVWL
7
t
ALE Low to WR Low
LLWL
8
t
ALE Low to RD Low
LLRL
9
t
Data Setup to RD High
DVRH
10
t
Read Low to Data Valid
RLDV
11
t
Data Hold after RD High
RHDX
12
t
RD Pulse Width
RLRH
13
t
Data Setup to WR Low
DVWL
14
t
Data Hold after WR High
WHDX
15
t
Data Valid to WR High
DVWH
16
t
WR Pulse Width
WLWH
Table 46. External Data Memory Characteristics, 4.0 - 6.0 Volts, 1 Cycle Wait State
Symbol
Parameter
0
1/t
Oscillator Frequency
CLCL
10
t
Read Low to Data Valid
RLDV
12
t
RD Pulse Width
RLRH
15
t
Data Valid to WR High
DVWH
16
t
WR Pulse Width
WLWH
Notes:
1. This assumes 50% clock duty cycle. The half period is actually the high time of the external clock, XTAL1.
2. This assumes 50% clock duty cycle. The half period is actually the low time of the external clock, XTAL1.
ATmega103(L)
120
6 MHz Oscillator
Variable Oscillator
Min
Max
Min
0.0
48.3
0.5 t
CLCL
43.3
0.5 t
CLCL
77.3
0.5 t
CLCL
15.0
15.0
43.3
0.5 t
CLCL
136.7
1.0 t
CLCL
215.0
1.5 t
CLCL
146.7
186.7
1.0 t
CLCL
146.7
186.7
0.5 t
CLCL
70.0
70.0
136.7
0.0
0.0
146.7
1.0 t
CLCL
53.3
0.5 t
CLCL
0.0
0.0
146.7
1.0 t
CLCL
63.3
0.5 t
CLCL
6 MHz Oscillator
Variable Oscillator
Min
Max
Min
0.0
303.4
313.4
2.0 t
CLCL
313.4
2.0 t
CLCL
230.0
1.5 t
- 20.0
CLCL
Max
Unit
6.0
MHz
(1)
- 35.0
ns
(1)
- 40.0
ns
(2)
- 10.0
ns
ns
(1)
- 40.0
ns
- 30.0
ns
(1)
- 35.0
ns
- 20.0
1.0 t
+ 20.0
ns
CLCL
(2)
(2)
- 20.0
0.5 t
+ 20.0
ns
CLCL
ns
1.0 t
- 30.0
ns
CLCL
ns
- 20.0
ns
(2)
- 30.0
ns
ns
- 20.0
ns
(1)
- 20.0
ns
Max
Unit
6.0
MHz
2.0 t
- 30.0
ns
CLCL
- 20.0
ns
- 20.0
ns
(2)
ns
0945I–AVR–02/07