IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 23/141

Download datasheet (3Mb)Embed
PrevNext
XTAL Divide Control Register
– XDIV
Reset and Interrupt
Handling
0945I–AVR–02/07
• Bits 4, 3 – SM1/SM0: Sleep Mode Select Bits 1 and 0
This bit selects between the three available sleep modes as shown in Table 3.
Table 3. Sleep Mode Select
SM1
SM0
0
0
0
1
1
0
1
1
• Bits 2..0 – Res: Reserved Bits
These bits are reserved bits in the ATmega103(L) and always read as zero.
The XTAL Divide Control Register is used to divide the XTAL clock frequency by a num-
ber in the range 1 - 129. This feature can be used to decrease power consumption when
the requirement for processing power is low.
Bit
7
6
5
$3C ($5C)
XDIVEN
XDIV6
XDIV5
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
• Bit 7 – XDIVEN: XTAL Divide Enable
When the XDIVEN bit is set (one), the clock frequency of the CPU and all peripherals is
divided by the factor defined by the setting of XDIV6 - XDIV0. This bit can be set and
cleared run-time to vary the clock frequency as suitable to the application.
• Bits 6..0 – XDIV6..XDIV0: XTAL Divide Select Bits 6 - 0
These bits define the division factor that applies when the XDIVEN bit is set (one). If the
value of these bits is denoted d, the following formula defines the resulting CPU clock
frequency f
:
clk
The value of these bits can only be changed when XDIVEN is zero. When XDIVEN is
set to one, the value written simultaneously into XDIV6..XDIV0 is taken as the division
factor. When XDIVEN is cleared to zero, the value written simultaneously into
XDIV6..XDIV0 is rejected. As the divider divides the Master Clock Input to the MCU, the
speed of all peripherals is reduced when a division factor is used.
The ATmega103(L) provides 23 different interrupt sources. These interrupts and the
separate Reset Vector each have a separate Program Vector in the Program memory
space. All interrupts are assigned individual enable bits that must be set (one) together
with the I-bit in the Status Register in order to enable the interrupt.
The lowest addresses in the Program memory space are automatically defined as the
Reset and Interrupt Vectors. The complete list of vectors is shown in Table 4. The list
also determines the priority levels of the different interrupts. The lower the address, the
ATmega103(L)
Sleep Mode
Idle mode
Reserved
Power-down
Power-save
4
3
2
1
XDIV4
XDIV3
XDIV2
XDIV1
R/W
R/W
R/W
R/W
0
0
0
0
XTAL
f
=
------------------ -
CLK
129 d
0
XDIV0
XDIV
R/W
0
23