IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 

Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 43/141

Download datasheet (3Mb)Embed
PrevNext
Timer/Counter0 Output
Compare Register – OCR0
Timer/Counter2 Output
Compare Register – OCR2
Timer/Counters 0 and 2 in
PWM Mode
0945I–AVR–02/07
These 8-bit registers contain the value of the Timer/Counters.
Both Timer/Counters are realized as up or up/down (in PWM mode) counters with read
and write access. If the Timer/Counter is written to and a clock source is selected, it con-
tinues counting in the timer clock cycle after it is preset with the written value.
Bit
7
6
5
$31 ($51)
MSB
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
Bit
7
6
5
$23 ($43)
MSB
Read/Write
R/W
R/W
R/W
Initial Value
0
0
0
The Output Compare Registers are 8-bit read/write registers.
The Timer/Counter Output Compare Registers contain the data to be continuously com-
pared with the Timer/Counter. Actions on compare matches are specified in TCCR0 and
TCCR2. A compare match does only occur if the Timer/Counter counts to the OCR
value. A software write that sets the Timer/Counter and Output Compare Register to the
same value does not generate a compare match.
A compare match will set the Compare Interrupt Flag in the CPU clock cycle following
the compare event.
When the PWM mode is selected, the Timer/Counter and the Output Compare Register
(OCR0 or OCR2) form an 8-bit, free-running, glitch-free and phase correct PWM with
outputs on the PB4(OC0/PWM0) or PB7(OC2/PWM2) pin. The Timer/Counter acts as
an up/down counter, counting up from $00 to $FF, where it turns and counts down again
to zero before the cycle is repeated. When the counter value matches the contents of
the Output Compare Register, the PB4(OC0/PWM0) or PB7(OC2/PWM2) pin is set or
cleared according to the settings of the COM01/COM00 or COM21/COM20 bits in the
Timer/Counter Control Registers TCCR0 and TCCR2. Refer to Table 13 for details.
Table 13. Compare Mode Select in PWM Mode
COMn1
COMn0
Effect on Compare/PWM Pin
0
0
Not connected
0
1
Not connected
Cleared on compare match, up-counting. Set on compare match, down-
1
0
counting (non-inverted PWM).
Cleared on compare match, down-counting. Set on compare match, up-
1
1
counting (inverted PWM).
Note:
n = 0 or 2
Note that in PWM mode, the Output Compare Register is transferred to a temporary
location when written. The value is latched when the Timer/Counter reaches $FF. This
prevents the occurrence of odd-length PWM pulses (glitches) in the event of an unsyn-
chronized OCR0 or OCR2 write. See Figure 32 for an example.
ATmega103(L)
4
3
2
1
LSB
R/W
R/W
R/W
R/W
R/W
0
0
0
0
4
3
2
1
LSB
R/W
R/W
R/W
R/W
R/W
0
0
0
0
0
OCR0
0
0
OCR2
0
43