IC MCU 128K 6MHZ A/D IT 64TQFP

ATMEGA103-6AI

Manufacturer Part NumberATMEGA103-6AI
DescriptionIC MCU 128K 6MHZ A/D IT 64TQFP
ManufacturerAtmel
SeriesAVR® ATmega
ATMEGA103-6AI datasheets
 


Specifications of ATMEGA103-6AI

Core ProcessorAVRCore Size8-Bit
Speed6MHzConnectivitySPI, UART/USART
PeripheralsPOR, PWM, WDTNumber Of I /o32
Program Memory Size128KB (64K x 16)Program Memory TypeFLASH
Eeprom Size4K x 8Ram Size4K x 8
Voltage - Supply (vcc/vdd)4 V ~ 5.5 VData ConvertersA/D 8x10b
Oscillator TypeInternalOperating Temperature-40°C ~ 85°C
Package / Case64-TQFP, 64-VQFPFor Use WithATSTK501 - ADAPTER KIT FOR 64PIN AVR MCU
Lead Free Status / RoHS StatusContains lead / RoHS non-compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
Page 44/141

Download datasheet (3Mb)Embed
PrevNext
Asynchronous Status
Register – ASSR
ATmega103(L)
44
Figure 32. Effects on Unsynchronized OCR Latching
Compare Value changes
Synchronized OCR Latch
Compare Value changes
Unsynchronized OCR Latch
During the time between the write and the latch operation, a read from OCR0 or OCR2
will read the contents of the temporary location. This means that the most recently writ-
ten value always will read out of OCR0/2.
When the OCR Register (not the temporary register) is updated to $00 or $FF, the PWM
output changes to low or high immediately according to the settings of COM21/COM20
or COM11/COM10. This is shown in Table 14.
Table 14. PWM Outputs OCRn = $00 or $FF
COMn1
COMn0
1
0
1
0
1
1
1
1
Note:
n = 0 or 2
In PWM mode, the Timer Overflow Flag, TOV0 or TOV2, is set when the counter
advances from $00. Timer Overflow Interrupts 0 and 2 operate exactly as in normal
Timer/Counter mode, i.e., it is executed when TOV0 or TOV2 is set, provided that Timer
Overflow interrupt and Global Interrupts are enabled. This also applies to the Timer Out-
put Compare Flags and interrupts.
The frequency of the PWM will be Timer Clock Frequency divided by 510.
Bit
7
6
5
$30 ($50)
Read/Write
R
R
R
Initial Value
0
0
0
• Bits 7..4 – Res: Reserved Bits
These bits are reserved bits in the ATmega103(L) and always read as zero.
Counter Value
Compare Value
PWM Output
Counter Value
Compare Value
PWM Output
Glitch
OCRn
Output PWMn
$00
L
$FF
H
$00
H
$FF
L
4
3
2
1
AS0
TCN0UB
OCR0UB
TCR0UB
R
R/W
R
R
R
0
0
0
0
0
ASSR
0
0945I–AVR–02/07